From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EC72405C46 for ; Fri, 5 Jun 2026 06:29:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640948; cv=none; b=cat8c+w+icBw+xrlQYzmqkBGMz+/UOVfeVTTDP6m37WjWINYM5GZ8iPDT6KvzGrE4/p7/gMOcaZBMd7ISTeXTut6BIng2C6WU7lLeZHMynKe96/L88+LZRQDh4tf5gG0BdhXpf188EDI4sVKhqwbM5TK28bmznpl2zWXqqlsH0w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640948; c=relaxed/simple; bh=Cof7aE4eQnsVYjaR0fbi9fOkRC0fRGuk82Gr3nU9rD8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=saKQ8tvGgVbBQYrQUF+/iz4nL86NSHZsDjcXc4Cg0Wy9+b8kp35yIp+NHzrhqgBQ2pwj8p+funq5gT4hl4/ag729S4K00Yixpj40/Wi3eJ39QjRxBKI/CoZKx1Mfv5yVUP5fDrHRR5pcK1CSPWpPOKKazurgfvVbT4G/No6YE+I= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=iZiLYzjy; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="iZiLYzjy" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-45ef82204c6so817092f8f.3 for ; Thu, 04 Jun 2026 23:29:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640946; x=1781245746; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=4lejUpnv31Ki2j4Ud4YtaN/+X332KUHa0P0BjhrqFno=; b=iZiLYzjyfgXzhuKHvATTKCP+6xa241Vv05xmB1JsLP85FUdhbQJBocUjm0WSrYvfXk 5M13Z++jNSeEfRAAjHyghk8OKG4n2kMg39NCsAiVknvZt76C3QQxwoYWcijQqZOfIiFM xBYg/K3/hYZrpnBJAykBS+Gdf6Pffz6E0KEFc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640946; x=1781245746; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=4lejUpnv31Ki2j4Ud4YtaN/+X332KUHa0P0BjhrqFno=; b=o9AezxIN1Y3d4DtHH9icndvUtQ+IjzEfK3vhiexxG74/jJH/PiUHbLhksiaHGzOHaA 2+3rKLKkYpp1BlalhiVKpfuJApuWWJdKT0eZN4hbVR16OpeONTkAnW5e4h63n3BEVSt4 rRB/ZDnUhE0UlfzrCq/oSKGTT1B432CfCiORKAw8sm9NOevkgu/j7tbQ5iLcxvN+/hAh MVCg9AHXtG52eKKf2/MS2hvI06LjewB2o41rLU0QYzNzdl4FAGEe7uSH3ypG+n3lPU8e xsZtnaMr6X6zyaKHCBrjJLL99p8oHCrXqEMHW2Jia3eWKc8P2I0fFAHVioCCdt5ZOw/8 LNSA== X-Gm-Message-State: AOJu0Yz/z2g1vVXV61FQ507vBgjObpHTE8G4fjf+Ud08r9uaagBOB4x4 b+Ug8x9lG97uh/QO72h2Qn18AKfSHV+nqjVD9FtTV/5rRytGdHjSPEDcsfeBgyU/PTwDcbFkOAi z1UlM X-Gm-Gg: Acq92OEyvTrX3PfYrFM+ocRSS19RAFfFUo2/VkoyfYo3mqBIUYmOaQS5HdEzYQ7FNrX sq2KoQP5ukoNzc5mGL4x36WCtsLN5+FtPuqqbeA6cWxz81jrEaxegBr080XKzuhGOyQO71jCMDL ZCRxwOGKC4kWrhnqwxI29docTIX0MtA9BTUYMmiUemrREtfILnVjh69z2hdwmfzrOQ9fzAgGf6/ 8mfxBHMAQ2L+NpI9ZocNF+CjJE9qfNQpLwxICv3kpzfKWjZdGFxZqore2F+NuuEFqAEu7VY9wdE 21k28q69658JxHlW2Z4hVSZ49u3VzPswIniS1YUHuLKHzyFstAeMFa83xuP5Q0ihOzgp1WTnrbk Ktt30afMjdq2xtO5lwHZLLtOXEjxv8gCIyfqVQicWYgYCyAXc+ROGLp7tJDM+GzGrm+NFs0P1fr CbO8nE//FauVSfwF7w31UAggXVh7hDRH6CxIwZiWkAy1DhQbgSKpN9+UUdZ7Pp+A1zV5R6wT5VC M2ViF2cPQ4BnuALXhvBHLasQ32xbrsd09DzqIeONTvar1+vjGdLqZm1gmC4zpZoLiAEXfmXBWmD Un3WVougb/U7J0/xQEDCEn3RheMjTpvyVkU= X-Received: by 2002:a05:6000:298e:10b0:45e:93ac:769e with SMTP id ffacd0b85a97d-460302dc502mr2224770f8f.6.1780640945279; Thu, 04 Jun 2026 23:29:05 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:04 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Amelie Delaunay , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Florian Fainelli , Geert Uytterhoeven , Himanshu Bhavani , Huang Shijie , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 00/14] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 5 Jun 2026 08:27:28 +0200 Message-ID: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (14): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 16 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 64 ++++ arch/arm64/configs/defconfig | 4 + 8 files changed, 755 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi -- 2.43.0 base-commit: ba3e43a9e601636f5edb54e259a74f96ca3b8fd8 branch: stm32mp257d-microgea-v3