From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D92140758D for ; Fri, 5 Jun 2026 06:29:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640959; cv=none; b=Z9BR0hjYlXHwm1TRkQIJggdroW5Y9wfFmleA+DeW4qE3A1qrZxmsdFBTKJardL2VQLsHcKaZcd75Hpgpwj10qPcrUzjSjxfvO3owtVgkx8SHUfS7OoQw+Uf/JJvWxLERAnW/4Sm3rhvODdZGJO0XJIXwIlyILp/coIP4jrxdtbE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640959; c=relaxed/simple; bh=mms02jd2Y08DdGXCELeBv310xtf56vpwiepMA7Ykwhg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LJbUufJnqdYWRgohhc5ZzC+1dzIBLH1Mw3xFTWMtFxCTGV844orzrLTeuemNcUhRjM7lwdx1ISWyJWdxgiYT1hXngUG1Bh3lSYNQZWeWDSgxUDFW6RRMYBJ0Mg1wzDd66LLNIt991jpXuILiFhN21AN3q/p9svXqrAcpKdHVp4o= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Kzb//4/4; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Kzb//4/4" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-490ac357c55so17755325e9.1 for ; Thu, 04 Jun 2026 23:29:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640956; x=1781245756; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=Kzb//4/4qIiZ4ghUVMVQFz2ufCLigKiAAKW12YmjUMjh4yjqX6KsjxiBx1cqRs0wRd 9nV+ZBnlOpt5enrLILvkeJwPpC+1xRKJWaZltJZPMFCAhDgYpZiVgKPhqlXleTbNOd4l Ngu0b/+SD8LP8r0ySTvLtYgvBIlGcK3XSq46o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640956; x=1781245756; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=UWK+VtoZd4k6oc5aZfgjWx7ehLQNkBGU9nnNksjtpXra5oEIZYlcObSEsjGyKGMhCa 5mXl8qepRpawRvVNzwjarFzxVN/VCdRaTX/LCoWrRuH4zMhBvmAo27zXt0/+aym1oYPN KS+W8oWo49oNGRBH3QX/XmH02Y4NgAIQ4F0UAJvesLo+Ae4QZGAJ3RSoXrERHR2Ly8zu hIdIyR5cERJI6th0CisbhF5+00xs8CxGPK2x+uKyYfP+dghpRl3blvXYFgVdNkp1988y 1PPYO8EIuK/Qeur7JJHQBDE2eQN67b27+eFZvsXLLCJi8cGG94AlkTGF4mUvUCN5uulT O+uw== X-Gm-Message-State: AOJu0Yx1qFe+ifNjVXbBppdXHBCFb63J5+1hlTn5hNBccVoxU80Q65L/ 8PD+bTnwmmrok2fjq55G5cx5iYFOuYhjRTebij12WKrYsWerEhe24VujV4lm2JKLetu7af/2fWk aMfh6 X-Gm-Gg: Acq92OH5HSCiN5k2cyjvkVkMhotGU6DGQb27kxa9UCaTJhvuR3zlD5HGBOfh/z6Dvdp kAipxcD74wcGqpPqrzOasLzEluni8CGS3TK1eeAm7/ua8dB+gaYot+1NZb6HQj5AiBaeJ5og6Uf irk+l28z5Eg7nAKefL4N/sbG0iYWJaN0HPX2qL4b6PCV3TSyhlGfS6r5ErVTUdXZuOmHI/5Di9d EhOpsgB289n7IpbZ5jzq+s//KDYHMMMZLuCxru9PpDn+CYunhQ/2G3ufw8lBRJ7b3INyo/ITnHk xfDnkF+SBW/S9Lzd0oqFGkmKdxeS/vk0sB5DZsVq+adboTuHbx1BWgToMMqFHJl7OPFjpT2hmO2 eiBU445zfd26Ohw31J/0fXylYKpI6vXqNipF27pDAcPeyeb56d5jjO1j6U1IuOqnk8XLvsDR7sN woaindOdkfaTBpW9tw4uSC19gJwf7UsDO2OGrtMZQ7TVa1XOAnRZD07C0/xs7nEqbxza3W/v6O8 FLNOj++PgZ1vhFT9Qk68x4zLs4avkakC0Zn4GkD9b2ArOpNw+dX6PuNXsDJ3xZAWQhfUR6zO1cV GabIxRtnenEb3zRHurENGgfzsV/+gFhpH/k= X-Received: by 2002:a05:600c:5020:b0:48f:e230:d5ab with SMTP id 5b1f17b1804b1-490c260f495mr28184305e9.31.1780640955724; Thu, 04 Jun 2026 23:29:15 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:14 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 05/14] arm64: dts: st: add ltdc pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:33 +0200 Message-ID: <20260605062900.368376-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..05bd07a0a561 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { -- 2.43.0