From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5348F3CF057 for ; Fri, 5 Jun 2026 12:20:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662027; cv=none; b=JeaZxteMGc8nnsT8WU+bZEiyfpfZBoWnmpIZi4/NVsnVTNjRXIh4FimBCD7+w5pCmNBHCTt2yUtpOLbVblZNpBQmq9XqAD6ITkVcw1obELXIGnEnNdWnhEj0N05sZpW1Qe0zKGduUy0T1Vnx2BmZWoQwfBl4KuZPOiezn1LLPYY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662027; c=relaxed/simple; bh=nrUmNmS2cqNUpeioG1YefNM9DTR1Z5DYJiGiTJGLt4k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pUyvGj4t6lH9EEuxP00s9k88MRA0RYao9OzGJpqGj6LrEHqnJQiCXChstmh0IV9os3oqOfHhAAWgIw3j4FS+I60PWh1TXHm5Nv/QohNF+45spDqRowrpl+fEA7g6DGcowKhO0mZPKl7m5MR11pskWfoE+upuEJljo6FRhP5NdT0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=LyyP2WTo; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="LyyP2WTo" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-490b9318997so13773515e9.2 for ; Fri, 05 Jun 2026 05:20:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662024; x=1781266824; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GanFEAB/EXFN18ke4KMogfaho+mkfI6VO/zTEp1k31k=; b=LyyP2WTob/LQ9YNkEJd9nu/zE3paTf/E5OcbFP703UMnClxEpp8H31blzd7k219Zp+ /J9WpWIvX3M/a62GlH4qPpKasX0EXiEDf0btP5nhffBV6A2yPPG2zv4tHSqb8RwS/g+C LZVzJBAbOQZbvMu+NnKcTGI7mTpnvgfP/yaHI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662024; x=1781266824; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=GanFEAB/EXFN18ke4KMogfaho+mkfI6VO/zTEp1k31k=; b=czAIwevlkdvC2WjD3A1hFYFUtlnu28RuroUyta5vZ+ELkAgtVXrQtebo1NmhePVyGk 8O6ncFDsjJLJuB2Pzr6mExrdLzOKhR+N4cwAuvaAoifSdW/XlppEWToGWca538NcX4Qk oJBPAdntRvg6mKnhf/syW52kXmXXJhNvdwLmhtUUPOYAb2j9VoLdPU4GXVQ6pkT6Hz1G mKgfiaNxnzVkmvORnQz/azFh60CCehgl8/Iwno+8RLn85PHn5dw3wlMc6SRtfUA9PQeR 30hkJOB5nEJ772TbfTkDLPUxMN+QqtWv6JJL7fMtQsyQAIIQOxHGA2O6YSgl82HakfPI mxkg== X-Gm-Message-State: AOJu0YwSld9edk/6LxcGB4OKTQ5ktgpAkDcdSWtbkoTX2FtB1WqyioZH /zhaYcgr4D4sVfTSOCu1j680SVbWdpYDZUXCCqmnEpE/DoQxS0IDSzGNwlaC34kNgQ/nlK0uko8 UylrF X-Gm-Gg: Acq92OEcaizdXkBobapqLiETDuzgKcM7hrgfTs5ovqDyvUNDmlb7kgqd4U8j5lPyy7A UQRWDpUrE34x+pR0jx/J94wXNpj81CIDkntCuiTjKoqyvlHlWh168shpzRAK1931Xm1Ermw8rmK MdKKteaV1dO27TgWS1YpxnQZbVV1ZHZWsLMSqLOvO7Sq5UqIFNNK7i+sfR8KmiDu5dgyDTgVmHf dg3MYrZ6nEAlHRHPjsAp/QoZsgOZVn1aozEArao+EHCHcvQJUyPKFtsGGoz33BLdlqR713nrewl FQF4bQ8J73nlhijeVQGtd2W0uPq8JJdHShfJqJm23qMN1bebap00Uwgw7EclwHVzY3ZpPzsouLY tmmJDUHmZ3DMR+0AJYLQP/g0EpwcgCdxa7o7UXLwr44RG38oRgoMYcIMjZ+hziywd5wn8D+xTcQ 3QSI6SnYy50x+ynZsA/NY1s8kfDc1Dv5y5ivl5nKAj38ZJKhZYS/Inb5+GHXBrfPZQTTxg1veMQ qfj+ruazwtMcfl52wHQNVeVuydxxnvyfYuIqnCX+moWEZ9n2Ho+UbxMQDPJCAmpq9INXvcroSZA VdUIjldIDIs7e+qxwnBeQxob8LkHOfi0dIE= X-Received: by 2002:a05:600c:a012:b0:490:b9c3:6c49 with SMTP id 5b1f17b1804b1-490c2610c3bmr55729705e9.29.1780662023766; Fri, 05 Jun 2026 05:20:23 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:23 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 12/14] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Fri, 5 Jun 2026 14:18:23 +0200 Message-ID: <20260605121957.78409-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-device-errata-stmicroelectronics.pdf Signed-off-by: Dario Binacchi --- Changes in v4: - Drop inclusion of stm32mp25xf.dtsi, we are using stm32mp257d. Changes in v3: - Fix a typo in the URL .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..5b4287e86def --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP257 SoM"; + compatible = "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + scmi_vddcore: regulator@b { + reg = ; + regulator-name = "vddcore"; + }; + scmi_v1v8: regulator@e { + reg = ; + regulator-name = "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg = ; + regulator-name = "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg = ; + regulator-name = "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width = <8>; + vmmc-supply = <&scmi_v3v3>; + vqmmc-supply = <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; -- 2.43.0