From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 481242C3248 for ; Sun, 7 Jun 2026 15:20:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780845632; cv=none; b=Zajetkkq64YpKYbaY8zlutbcuJBVx82yCsuAzEdcWU2FUfHCEoXlQn9PoJxJ3wo/TQUI1Ht7ALb/koXwsd0j87F6Srab89EMDcdpE4BVTgTGzVk4qCY4oHTK/kvdyd/Ez6Q2tfL5T7R+pz6HYF3utq5jswIcFgYp11d+cqmHCL4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780845632; c=relaxed/simple; bh=K+tQdEa1w/oGtmN7/A0Fdc7GiMO7t+lg3h7hsUuhzkI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HKFdaXEMABdt55uhFmQ1/Ss4kNVgtmLHmo1jRgaoV8UqjoBMtnK7ObUeVgTLSvBCz3qq6kopbSZbGlbXe/vuKfz4HoC/LOK1QY6Hejg/jpnFB/x60mv/osSwrhht8aDRsOVdIWLLA66gvsrHBobCnMaojhrQp7CsSPrrgh8g8oQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Bxd7i88c; arc=none smtp.client-ip=209.85.216.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Bxd7i88c" Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-36da151a152so2427366a91.1 for ; Sun, 07 Jun 2026 08:20:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780845630; x=1781450430; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XGxu9nJ7AW3a2oAYSUYkb6lYeXmMA2jA36FeW8nwHiA=; b=Bxd7i88c2CuuGqkXvIumVvqwG0E2RP7RTno4ndAQi/XYrJzVPB+if8cX6xVEjZcW33 zE3b/tToUCwbtY0xOza+LHiHHtgOFCWb8PKn6Y4xc6Y580Hy59YBe/k/e/xwH5iLOkxp wRxFiKio41aoXHHrtVsEnLbjU2eEWhyzNQ2Neu6BPmmxY/XwW3fwg+fTjIqpsQBPvE2C RraatU6jbJjlo6xjaIOY919ZfbbiediUe13xwxy2N/2UoN/S54qqAluUvUyRr3DUYqY+ LiRtpNspSpTMw8/ozwP/syqRXo++cRW3IC9iWHMosT1ZIH6qpIx/olEFK6MlLvauHacE Ci6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780845630; x=1781450430; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XGxu9nJ7AW3a2oAYSUYkb6lYeXmMA2jA36FeW8nwHiA=; b=Zf9Nw/oROCbx7gP+Syel/ZA6uqgpJdYypnB9oFwa/vFLnQprLuF2Vc+Ud0GT+nTpl3 yjgkxWBpNdOxzE2lLzIiEU++wo98LHNcqdrB+0/v55bcjJ8TsGtSGGwLNOSyToV+2NP4 vQF4Xl4sFqSen+JZ8okrxma8CxKyFHHrx+dIpSpJUqs1DDEmBJewABRiyp7dHRKLI3/c g1AR3qvJA6jpuWhmaOMyleAko5CCmaN1EET6M3Ecm+pZ63lFH2uD0bG83W40kdK3j6dV aoYQC5pgMnGEOKwdL4HxlvdIn5nO5+Hc8tGZ7Zp/CutCNnF9YJ2QLGjJnqFLGA8vCAdz 6jvA== X-Gm-Message-State: AOJu0YzpXscYTUf1DBjWp9qKrQn6Szqyv9QDk+wDttIbmwIY4ssBusmQ llVW+qYOGyd81qQRNi0HBuiW8dw0/S8FHB2SY3kIsAlUe/zhShm8CItABFOb9E0WyZw= X-Gm-Gg: Acq92OHXApwelrS2yP20wQNNhEwRBkksEtoVMNgyG+WiWo0uu+AWz9GkQ8j0W8DuPhp a0nhwUqpvwei8h4jTaWgqpf0Hs1sywZpJlhTcXxzvooDSV6+XzCMX4Th8qL2S45thLX/R3ET0f7 p1vQUe+S338SgkYcGjq6fcz89zR1vnzsloMkqnCxqONft6rPkwOXLlenb8OL6wrA6q6avYO1GcC RcKdWGJafbOiRh8OYwXW3byE3QUQazu+MT2a8FmuSDqFKrof+YjYg1DXV7OZLhdFGeiSzik3IDJ jburWNcx9+dw+zeyaEIOIVTdM1LErqefMnlOKbW7T0biauc6xXLfuDktCQXbykNs60zxoGkeOAY lHeB1AZ9/aBFMWrSvgNu6SBjjqUFYXP5ygmnxNyAJ9vOq+MWwUTlKSy8UQb3XYQEtyuNEJaPtdE qn0HyrRqhh0rHMgSmZ1Bezg9kaRYwA60mqL7T6Ife9adgbGaEDsw== X-Received: by 2002:a17:90b:4b04:b0:36a:5d1f:7b6 with SMTP id 98e67ed59e1d1-370ee5444e7mr12488010a91.2.1780845630473; Sun, 07 Jun 2026 08:20:30 -0700 (PDT) Received: from arch.localdomain ([2409:8a28:a54:e741:3a5a:3245:d3dc:4b5d]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-37135861581sm4130659a91.2.2026.06.07.08.20.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Jun 2026 08:20:29 -0700 (PDT) From: Jun Yan To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-leds@vger.kernel.org Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, luccafachinetti@gmail.com, pzalewski@thegoodpenguin.co.uk, daniel@zonque.org, Jun Yan Subject: [PATCH v8 3/6] dt-bindings: leds: issi,is31fl32xx: Add powerdown-gpios property Date: Sun, 7 Jun 2026 23:19:59 +0800 Message-ID: <20260607152002.446617-4-jerrysteve1101@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260607152002.446617-1-jerrysteve1101@gmail.com> References: <20260607152002.446617-1-jerrysteve1101@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The IS31FL32XX series features an SDB shutdown pin. Driving it low (active low) places the chip into hardware shutdown mode for power saving, while all register contents are preserved and registers are not reset. Add powerdown-gpios property to describe the GPIO connected to the SDB pin of IS31FL32XX series LED controllers. Signed-off-by: Jun Yan Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/leds/issi,is31fl32xx.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml b/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml index 5f22d8b77edd..f33c8305e464 100644 --- a/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml +++ b/Documentation/devicetree/bindings/leds/issi,is31fl32xx.yaml @@ -45,6 +45,15 @@ properties: When present, the chip's PWM will operate at ~22kHz as opposed to ~3kHz to move the operating frequency out of the audible range. + powerdown-gpios: + maxItems: 1 + description: + GPIO connected to the chip's SDB pin. + Driving this GPIO low places the chip into hardware shutdown mode + for power saving. All register contents are preserved and registers + are not reset during shutdown. The chip exits hardware shutdown mode + when the SDB pin is pulled high. + "#address-cells": const: 1 @@ -145,6 +154,7 @@ additionalProperties: false examples: - | + #include #include i2c { @@ -157,6 +167,8 @@ examples: #address-cells = <1>; #size-cells = <0>; + powerdown-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; + led@1 { reg = <1>; color = ; -- 2.54.0