From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5B5603101A6 for ; Mon, 8 Jun 2026 02:32:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780885972; cv=none; b=h30eYT+wGpauCS65/5YPvp4iejYwhnTOEv343YpzzhEDnESd41neKA9C5eIQjLdNxEqXlcQKt0UTL3rr+GnlL3yA6GDtyjJk06zLzMeOzLtu1Njurap/+n1vbIHGoXLr4HTQOieOg1gDpNoULDjbYACkynHPdM+Mpi8WuWAcRp8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780885972; c=relaxed/simple; bh=4EbfEqKPkpxq1DREInvkthLhyDGUtt3IiuKNCpx40yY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fOLg/Yx1tU6RD0yQWtUxE9Oxr0dP7U/0xE62gYeHI847RioUegehZmfyM8cIjdMkhDrf+D6TySbgoFhPNokk4VuyRA5ZWqJXcSkJG7eb0/OydOmjB7fZorce+0mamuup/c2Ti+/VQuSjcKE4a8usRcdxvvN/jIVmwwZF3BfQGpo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LmsOGt8j; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LmsOGt8j" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-2c0c2c7e0c5so25304655ad.1 for ; Sun, 07 Jun 2026 19:32:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780885971; x=1781490771; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p0zPEFGhfG3QKVaGDZG1h1mxGzWJiUcHgpOMB7FKbFE=; b=LmsOGt8j2xrplMTrcnG2VLHS7M4HQvqv+CYKSm/0JME6wSjU5LFfta1F/HTDTy98Mt sW8VL6YaJYGg6ZD1pG21PQ5EO1iQpawpBV4BOZFOk5y4oSLSi9Ladwui8fxlyW/PNbBU ZcWqp0D+djx432KuGY9ULiKw2sj8cBw007Sd+u9+WbiPT/d+XBGYTom38Fho7GTEksPQ uHnBUj5zk7yEsn3EYHplkJQtN0cWH3Nn3xLJ60HDV5mNiotcbp96CYq6ll1Iuu3FVfD4 Tvp3g6emb7e2YaujkVQ9JNVxUBkbSrWK7/glm9slMh+Ossv1CnjyS/F/SsGvXG46OtiV xXNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780885971; x=1781490771; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p0zPEFGhfG3QKVaGDZG1h1mxGzWJiUcHgpOMB7FKbFE=; b=q6xk9ryWbOFxOMQTdyJgaWMUdBbOzCgH82pwLRGma268S2rM1WxCMsfXX55IlIVCqR ETeKtCkWN3n5godJ286uIYPX9S5b8SXneJwEn7Cb8YTVOSwfwo2erOAxJYREDEKNVzwd EKS5+gxXqCdIh5iASS7ZbKAobFSr4HAEMaM3Adt6+3N8t/qG63H+kPaJGwXFLCfVFc8p vqON3LFp++PvWOnfiv4Armu4mCRPaxjhmim+NgsgySX+xtmBLoj7TIZmyLL7TjIHGYtx YtM70L2Ja7+Jtz+if9ODUymG4ahDK8QC69/m22nlG7gX/tAhBexKaAH50FfyHs+tZ+uN xW4g== X-Forwarded-Encrypted: i=1; AFNElJ/EhVtzq5OU+Jh7tccTCANJa51VoumnZKAR9KplmXKA2MB4RfYc1LTV2hks3+NeZ5F/seVVLMrnI2xzkyc=@vger.kernel.org X-Gm-Message-State: AOJu0Yz2bNfixb0JhJbxjQaKhzZXRWBGNX8vSqSOV24g1RXkyv7iTiMN srs7LmIwpYNrPAvPz2Qkor9dF4eh2f8u+22fdVx0l0RYtszh3fr1urMG X-Gm-Gg: Acq92OEMqWPtHyI4oqkiSNP3CZM0wBph8AP9ImXh+8ReXlCKqq7BzDRn8rlIk+6Z/+a qqDiPjHMZqpVWdavUvrKSE3Nkn/aLY0Ujunx22HCbfWiCDs0vPodwj+BsO1pHa6PZJ2JW9VqzlQ V8RSMrZlczWe3V4xx6hL+pAG2HncxixEDGkVpMytBpqG9HanbJImqCHI2IZCtVhT4F0Zv3rmNOO WEPiwZGHs49k4w3yvdrlfOPOqinabYagKe+hhbOYlsgmjHvivje24VvIGWXpHwgGUFyeLvMiX4x 0FdAuv/OQqPXyOC8hsZAQKkElI9MQvW8pep+weRT1Vdzu9j+M7cbDoWPqWqUkZ8prUv2qW0vogs eVmnmPvOCJmsPIiy5C540UyQSykbyKEdqBzGKgnmJN38Jrxi+l76EHP8R56K2C/08T9ZygUl7Qr SYwpaRn9RorP5YUp49PK0qJMEl0gnCnePZ9Z4a5Aqk2GaaApZ6L7v9wEUMe6cOBpRkYoK/H8jQK d6HtsnmlJgWS0RvqXTHpgc= X-Received: by 2002:a17:902:f606:b0:2c0:ccdb:e02c with SMTP id d9443c01a7336-2c1e7b3fcdbmr158771995ad.7.1780885970776; Sun, 07 Jun 2026 19:32:50 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c245dd3b5dsm38143485ad.81.2026.06.07.19.32.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Jun 2026 19:32:50 -0700 (PDT) From: Joey Lu To: zhengxingda@iscas.ac.cn, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v3 2/5] drm/verisilicon: add register-level macros for DCU Lite Date: Mon, 8 Jun 2026 10:32:34 +0800 Message-ID: <20260608023237.305036-3-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608023237.305036-1-a0987203069@gmail.com> References: <20260608023237.305036-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add register-level constants needed by the forthcoming DCUltraLite hardware ops: VSDC_DISP_IRQ_VSYNC(n) in vs_crtc_regs.h: bit mask for per-output VSYNC interrupt bits in DISP_IRQ_STA (0x147C) / DISP_IRQ_EN (0x1480), which are the IRQ registers used by DCUltraLite in place of the DC8200 TOP_IRQ_ACK / TOP_IRQ_EN registers. VSDC_FB_CONFIG_ENABLE (bit 0), VSDC_FB_CONFIG_VALID (bit 3) and VSDC_FB_CONFIG_RESET (bit 4) in vs_primary_plane_regs.h: control bits in the FB_CONFIG register used by DCUltraLite for framebuffer enable and per-frame commit handshake. No behaviour change for existing DC8200 platforms. Signed-off-by: Joey Lu --- drivers/gpu/drm/verisilicon/vs_crtc_regs.h | 1 + drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h | 3 +++ 2 files changed, 4 insertions(+) diff --git a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h index c7930e817635..d4da22b08cd5 100644 --- a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h @@ -54,6 +54,7 @@ #define VSDC_DISP_GAMMA_DATA(n) (0x1460 + 0x4 * (n)) #define VSDC_DISP_IRQ_STA 0x147C +#define VSDC_DISP_IRQ_VSYNC(n) BIT(n) #define VSDC_DISP_IRQ_EN 0x1480 diff --git a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h index cbb125c46b39..67d4b00f294e 100644 --- a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h @@ -16,6 +16,9 @@ #define VSDC_FB_STRIDE(n) (0x1408 + 0x4 * (n)) #define VSDC_FB_CONFIG(n) (0x1518 + 0x4 * (n)) +#define VSDC_FB_CONFIG_ENABLE BIT(0) +#define VSDC_FB_CONFIG_VALID BIT(3) +#define VSDC_FB_CONFIG_RESET BIT(4) #define VSDC_FB_CONFIG_CLEAR_EN BIT(8) #define VSDC_FB_CONFIG_ROT_MASK GENMASK(13, 11) #define VSDC_FB_CONFIG_ROT(v) ((v) << 11) -- 2.43.0