From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C9A4848A2C9 for ; Tue, 9 Jun 2026 15:32:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019172; cv=none; b=M6w90bT+9IgisfZep3BZhwObpm4OZEr/cYC3eYm6al1ADZHcJaEGur/b0yA74kAuLHULyzG2ODazdBSYD0K45+I6rUCmeOBRiVEvnRozo0bCeLp89PMn2n7vOaVN81TDc/ZJ8zDMiOP2nNsx335itZnZ8FJrDhlqP3/8B2n1z7c= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781019172; c=relaxed/simple; bh=oNTHsB5TowCBlNgjoyzytUoDnZl8C5a4JxuYWtTP+9Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ctHIhF91yUylN/L6W0UUlSvjwy+XODx99BMuNnEJAFj5vhgiil4zDjzj2rzT/Wz6D/8RvpviOVBo8IZ4hqPOq+RAq97Nh2s8Opj8Wt//jbJhqwJqgqMsYMSACxCne4/GllfaDMvTEkip/gaqYnSzitmZmMDFmSSaUotQZWASumc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZP4a3aaZ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=T4er/Yzb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZP4a3aaZ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="T4er/Yzb" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 659Cla6H2183131 for ; Tue, 9 Jun 2026 15:32:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=ZP4a3aaZoVJifauH g7JuQJpNNzq4qUKHKWc01J8Z6gy0S5FvuVTsLwndxGjdShGgv/anqu2hFSDEZU5T 8RWtfm+QXwh1AE+6aIxKUaJTWHH0eLGT0CMbG2IG0pvsGwN7ALt/i+3hsExTHcVZ DsmSHopth2pja5qm2ykYAs4VQZurUAgT63gK0wV9eFX7VJqfKQPXILtvKRb0jDJJ L08dL70zQE05rECJew1vnSMOn0UDnpNz4h7QVz14TcTO8751ElSoM59I1cP2ANjC Zbbq5gVgopOqYOq5nz3XqPdhnK9Ck2VM/HYRQ87lF9g3mN6hxkh+kk3s8I2nSIbm T5E6KA== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epenra7nn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 15:32:50 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-30762d67a64so51721eec.0 for ; Tue, 09 Jun 2026 08:32:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781019169; x=1781623969; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=T4er/YzblHQThmUkYOZWvzNzFh2sTfdT9TS55KLrj5ISR2C2wEgvbK9kg2jwCcUrH/ 3Hn2jsmL94UKDYjScLhwhtEMny86LBYVOwkDWz7ZbtefxxWTIoDDNU+rMM06ZZCMlos5 WXr+xk8cHGfIL+Js+gF8Q87KcZoN5018OcVuk/TIwziVi/0ZL9HUL9ORLcvoQQwKbvv0 r0kGH+gl5gbY7L8HACgYq3yMRMljnfh3Eeis5/6EbM0NKkdVP24YwKCdnmAzix68fwgI TXeELFyxuk0aBodp4E67EAIZgv1EnzKmK64rYa7FFf3S3+Oug4p9BSU2mDRAG+dVFVPP cghQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781019169; x=1781623969; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=O9bRHPxLwovK6PU0Po6jIKDL1vV/N2dXW6wJR+Cfc4w=; b=UeXVCg/LAI7LbEW0jVJkE9ekAsplZmdd50o5pMbBtXdYKVtNqQguVONr08cjth5JQN Of/97/Dsh2oEQ5Mt3jNgxPQ6rQrsybME1oNM2ybUNQNv1hu8+E06ZmL/Zn0FF3k11zHM +5yZz4xwsilL0Odx/YdmOSiKdSwk/6TCVH8RVoxoH4FM3Zq2EaTrk/60o8n8MfMTqQm2 AsO02KOQ8bjVMWeKavNjpIJo6TwCU+AVXlnh0WDnblUSdCUSl5gQZI/87582fBUJOhej Wd3GS2TE8JfEiZ539XTmxZrY+Stm+IftCVKQ5wt3L4AgrgFdcBGclzS4hOgZEaJFdo9j WjxQ== X-Forwarded-Encrypted: i=1; AFNElJ8UHhEWMEsqE6bOkL15RKoyhrfcitT+h34bx/7AF5f6v6gnO/WEKOMZOFsjP47lZVY1sqFSXgp+L4uhpVw=@vger.kernel.org X-Gm-Message-State: AOJu0YxnUX/0MUcfxLI1UODqESlSUtfZ3snDj8zIyqFEFDE+3Ny14MCO OEOQNwlttpAvLXcv9tzcrYBnHcloQEDmfcQRX2HrrWgP11oc/eWdjGL6WRWUk9uJbSAc0j4q156 0u2osEHwwz97doaCn7eFmN69qWqtTFY7JfIMRScBKVsCS64r0wL1ZHEfrNJgZF+sP+9k= X-Gm-Gg: Acq92OG5D/BhcrL6BU/t+bMUqXEfpxnbpKNFWzdpAXcA4PsWKdVjEn4+0LQGFSR1vQ8 CFhN7KxAoHGqzy18IvtvL/PzqY4vgCvCFQ/hhLH/f9lydS02cJ0N+YncudUiw0BWJoV8S3f9emz VXwVqoRo/THs2b3PvySZAsXl13h/20C1M7GHSAtLebgF8F+C98HIi7zbxQUnwzfBWBJ56UzXSS6 XOtJDRQDEsQm/MDfgx0EyzWVyf/qXONo+tsAdh3ZsVrcQtr+o77yv9us/v615Ii3hyN8PAlJfWb 0OFh10gstm8VnpB4beZAaiUTo56Dwu0mIRpHilh4aAhG0zNryTEfUQ1DZJr5eh3roG3kP7RIoIP vErIJH6Wq1rqyPTgMMVc2o/5ohihdTLmxUv//jxQ+hCtRa5+F6lFXrBbK X-Received: by 2002:a05:7301:d81a:b0:307:d4e7:b177 with SMTP id 5a478bee46e88-307d4e7b305mr1892709eec.16.1781019169108; Tue, 09 Jun 2026 08:32:49 -0700 (PDT) X-Received: by 2002:a05:7301:d81a:b0:307:d4e7:b177 with SMTP id 5a478bee46e88-307d4e7b305mr1892665eec.16.1781019168356; Tue, 09 Jun 2026 08:32:48 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.150]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f368e9fsm60938203f8f.37.2026.06.09.08.32.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 08:32:47 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 09 Jun 2026 17:32:35 +0200 Subject: [PATCH v2 1/7] clk: qcom: Restrict IPQ5424, IPQ6018,IPQ9574, QCM2290 and others to ARM64 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260609-clk-qcom-defaults-v2-1-0c67c06dca11@oss.qualcomm.com> References: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> In-Reply-To: <20260609-clk-qcom-defaults-v2-0-0c67c06dca11@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3513; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=oNTHsB5TowCBlNgjoyzytUoDnZl8C5a4JxuYWtTP+9Q=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqKDIVEqeWyYK5mwyOjfUWIIiwjdoS+kSjukFzz TjHs4IdkA2JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaigyFQAKCRDBN2bmhouD 19gXD/4/kKIytRMihYOmUDbc3xE+CGfjETm/27Hp8ZzKk0JqB4xauGt8PFAWKY8IfYpnaVBwJsm GwABprq4zScmJqIjZS8D3IPggY53xCB7eyC5priNFDqBnadbxX1vWVmls9gSgHCOZ4rEApz5EDN NUGmHYssLvteDFUQ4bLE0h7eCA6NPlkO5NNSMbdIMF+EMPqmJWvjQ+Z0kL75st7Z5ntuKMat9lT PcmnX4iDLHsHaEJ9M8GcZpJtvBkEnwGKxHnv7eNnVaesqcdtKDZGCPtMFiTbpX43aykrSjUUFuo zoXzdoczUzt0Yq58/kOxVr7YbmZ1sFx34TDv/XqBjKSowgDNVQCQ6rjYleqgNuRvlDFIX32oT5P 0ILv4JcT/Sw2MWmEopbxyGNo7/FqVO7AF7qTqJQJm4DNL5ymBBjNWNBGuSdUWk5vnJYHwOwWoJf /0ne2Dlbegadc6pYiKB90FaRU8gWpWqCkZIm4vUO5fauCJEb9G/DdBFPEmozM90oPd4YEZMdqRK +qFsPR1uJe/OEBa1F8Yv1e+/8k210ztedijyfkQOLYhs+tSgP7iARK9I1fZdTeLN2GZ8qAW296Z MEupAHp55Y4rMuhfoQQav+uSsYcbnh39SR7XJ1ZMeqqjor39rOSYiwFvGxWwTDvdeGpS1jx7RHs qiY31FzIKma1Phw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: Cy3YXRCVI3N7KtS6n6vTlYd0DeuFSiNm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDE0NyBTYWx0ZWRfXw1Sh6LU7KCnP B/LToZexpWg5syZVFeqILEqzzX5xH93RRruVHFh/OjGYo5h+c821X0hSDVkfpMZ/gC+VQZRUy7y dX5tG8Ts432r5WfxPyjLa1bQXQhSgtlFc66KKFZZRC/JwWk6Udf60F1QQdl8SnpeNiPyqnxJ66i Q5OmdgaNNyo0Ht4X5oWiy/1iMbEFILOXxJm5V11UR7i/U9u3/t1BdSbuLqb0Ms8JNrtOIHX7xCM w/MVgFHaiGzxdYWxdhz0TE6F8BQJC127/r1ufqcPNXARvYyvqVN+lFbwpZcVmBm0eL7OTz/PNy5 RghrtIYcj9v7uE+URO77UdqOaK4jUwevCDmxZMDESRsnxo05IkfU1GwTjAbBDgbB0oqZ1sMcKfN +Y96Oz7TU9D4D80wabk1Ulk1BwlrNpwfrZ3HBXmzRGxp3unSIZKJXq3Up49ID2yPDOqIt3YHWcF 5baGpGtmmiWtToE0YaQ== X-Authority-Analysis: v=2.4 cv=NKPlPU6g c=1 sm=1 tr=0 ts=6a283222 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=jO6dYz2E5lbJ9Xj+xBc9tQ==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=oh4px0T-8jNy5rkF8LYA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-ORIG-GUID: Cy3YXRCVI3N7KtS6n6vTlYd0DeuFSiNm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_03,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 spamscore=0 priorityscore=1501 lowpriorityscore=0 clxscore=1015 impostorscore=0 malwarescore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090147 Some clock drivers for IPQ5424, IPQ9574, QCM2290, QDU1000 and SA8775 already depend on ARM64. IPQ6018 is ARM64 only SoC (at least upstream) so should not be a choice for ARM 32-bit builds, to make kernels smaller and user choices easier. IPQ_CMN_PLL is used only by the SoCs already having clock controllers restricted to ARM64 Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski --- drivers/clk/qcom/Kconfig | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index d9cff5b0281d..799de35c5ee8 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -341,6 +341,7 @@ config IPQ_APSS_PLL config IPQ_APSS_5424 tristate "IPQ5424 APSS Clock Controller" + depends on ARM64 || COMPILE_TEST select IPQ_APSS_PLL default y if IPQ_GCC_5424 help @@ -351,6 +352,7 @@ config IPQ_APSS_5424 config IPQ_APSS_6018 tristate "IPQ6018 APSS Clock Controller" select IPQ_APSS_PLL + depends on ARM64 || COMPILE_TEST depends on QCOM_APCS_IPC || COMPILE_TEST depends on QCOM_SMEM help @@ -362,6 +364,7 @@ config IPQ_APSS_6018 config IPQ_CMN_PLL tristate "IPQ CMN PLL Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for CMN PLL clock controller on IPQ platform. The CMN PLL consumes the AHB/SYS clocks from GCC and supplies @@ -410,6 +413,7 @@ config IPQ_GCC_5424 config IPQ_GCC_6018 tristate "IPQ6018 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq6018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -435,6 +439,7 @@ config IPQ_LCC_806X config IPQ_GCC_8074 tristate "IPQ8074 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for global clock controller on ipq8074 devices. @@ -444,6 +449,7 @@ config IPQ_GCC_8074 config IPQ_GCC_9574 tristate "IPQ9574 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq9574 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -668,6 +674,7 @@ config MSM_MMCC_8998 config QCM_GCC_2290 tristate "QCM2290 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QCM2290 devices. @@ -676,6 +683,7 @@ config QCM_GCC_2290 config QCM_DISPCC_2290 tristate "QCM2290 Display Clock Controller" + depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 help Support for the display clock controller on Qualcomm Technologies, Inc @@ -847,6 +855,7 @@ config SC_DISPCC_8280XP config SA_GCC_8775P tristate "SA8775 Global Clock Controller" select QCOM_GDSC + depends on ARM64 || COMPILE_TEST depends on COMMON_CLK_QCOM help Support for the global clock controller on SA8775 devices. @@ -855,6 +864,7 @@ config SA_GCC_8775P config SA_GPUCC_8775P tristate "SA8775P Graphics clock controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC select SA_GCC_8775P help @@ -1057,6 +1067,7 @@ config QCS_Q6SSTOP_404 config QDU_GCC_1000 tristate "QDU1000/QRU1000 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QDU1000 and -- 2.53.0