From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 946803E2750 for ; Tue, 9 Jun 2026 09:47:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780998466; cv=none; b=H8xl670DGeZDdUUWyZPJm+gylKUkLMqBVtefNAH+wLoepzi3divUum1YgMrQ8ApCsEM3lbAQu8sfLJyAwapytaAEzb8UsntWxen2T7ahs0Vf8RDX+D4S5m/R1A+stFtY2DuOoZA5UiIthYFfXs1L/pNG/Va27WP4DLPrCL+KxcU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780998466; c=relaxed/simple; bh=rHOJ/Tfly+p+zzltozyn9wJCqcj0lLLdlbTm8fgeIJ0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eUOHBO9zAg1w5xDzeCHlz21n0ejhkjmES/3XhdTn5CIHTEV6dwNyXGf71+i3p9CxIlP408V+FnZ+Q3J1BDB9qa5mxJlK/ibMAJIBsaPFX4w/z2qdccKBcvVbS617KIbjjLaq9HnkueiDwx4Q+ZC0HplcY+7KUjp8otzLyWHy8hg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NJqMtT75; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VjvdivEz; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NJqMtT75"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VjvdivEz" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6597rN8k1584125 for ; Tue, 9 Jun 2026 09:47:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=NJqMtT75CfewzpSe GkjST2Uo2e8JFg7Fwk5bQoiokdkHsYD+Zstszo9xSSn0TvUaxUcENsOnq5VsylnV Yk4M48j+4j/ygs0wAXDTIfz+Cg6UX8lNacnpk3AVkVy4BW40Anl45D7npsmfdacg NIZRcYcM31nIhT8FovxqnKgOgQzP2KwTrxQkt4OULjoulgvZIp/wi8syEK5faY1Y N+zZTbWOTlTXnZpzhIefdru6OINjMI4jZQxDNeGZk6gs0hTi1e7SIwJwVRN1z4bc xnDaGnlVYaTn7+geknw8q8QkdHMVph2/QHJsqD6enidNYc8d6bb1VHGXcQXHieos vbGA6w== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4epdeeruty-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 09 Jun 2026 09:47:45 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-9157d38ab37so618557385a.1 for ; Tue, 09 Jun 2026 02:47:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780998464; x=1781603264; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=VjvdivEzK/5JioI6rPoTqjoQ4KrLMzwWXoeTqcELRfn8aVYgzw1+r0qBJCPLWlYL8h zVJLfuthTz6uJMYCmam6i7N7tSzDGZogPdUq4tqx7UVCDOnLiVRmzJ9g01QJQG/u0eD7 s/mJvTJOOaB5JAkoTvEYj/7QqowOdvQU8BADHDIxXDh6DPlYRxo1vV/hPTO4s7fNeSG4 H4gOwsO8NvWpG+wXt+IKbEzEkhDk0zKRCdmFX+9tmPDMFDDUFudToZQbxD5N7sD3U7BE pX+0LuSU5SVOYobEI6reTd17RzGN2ulvgKCuTbrVUFwKzHydqaIdPiE1JRytfnruNA/X Sz+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780998464; x=1781603264; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=PrpKel4Av768jUzNR25shjZmFALdbmxo17UJsOuCq8E=; b=PIyfVWMQdCeTGog/JFggGsOTx2cz7G2NTmPuKbjg1svt03bLvEeq4ZiBf/qRQ/FojR 2f9ZgnwJriPnvCgbV+Ce1n/N9unYw3mXmvAGi/WvtJ72hZ/MdyxHagg/+AioLD0/kPW/ SQdqVmD3uf8MN2Y3hDD4NwYZ/LLekKox5rI+3xmYDA074oWvmxfLCJXuB0dn3bT6kTVC 3YDPABQe3bLDfc24gJ6bB95r0QJpmj6ACt7Ed9Hgg7wdCi4YbNYwxyInLho/b7sJd5Gk xUtg3o3CZxUBYeMmOk8Ml6jmQSxHEMtASm/T1qPL2Df9SNYxdFZlcKdb0vxtyRfP6oB3 R2/A== X-Forwarded-Encrypted: i=1; AFNElJ+1cOWxr8/wtEVnI38D3XMF8BMkD+OLWY4diEZZ/F1tVERib4LHpi6pJZOMvit1pKnUcKL6b1fyRETKhSI=@vger.kernel.org X-Gm-Message-State: AOJu0Yz4PRsOTLf8uMXHTb8lyvVCNZU3YGJUdfFu1bIUEay2KXBtg5Hl 0aSy1K4ZVlM8zgiSwgHw/zdZoxsbsj4zRPhp8f3D5HX+u8jlovsB0hq9D/37TaOHKSE35ruvL95 oRm/NkZV/fpgoQLQUjDefFvAgXOdi0ERbNLB2lN2gYg0If8KPwalfII1Prblubg2eBXc= X-Gm-Gg: Acq92OEBs3HcGebaxLrufYp8SnZ80sJGc05K9qhjavOVtl3iFz6D/o/qI8jeFLh/18C A28JSONyZUTGJ13qCEgwtyFmKlhJvLNAAKeTU8O+D3jvQfQHomNpI2gSHsopKq5kVpsgCZs/cEa E96jQbnU1bAZGTw/21mJiopiANcfyHhoNa86dPfpi6mGyV/AaZPAmUHk0k0UIB9DMjHLxvpKCqe ar+5I6I4b0/KlFH1lw594gdDMAxKyms8hMPpj/fx+h8aa/IJ8zsspOMf1IxmHcqR+5ASAIctFkU n9oPO4vX6r/O+L75Z+6g2SBWX04OtbF0NaGVoq/OOVQeu0P1Yt719Y0NxafmVz6BmRxHTu3meMA vSp6mSwgcnmbm9d/FoaTCq8Ay7v1S0EW1finumh0AFiRssNm+OFliLZ00r+mDGV+ULpG2kHtPkQ s/NX/v3+f1XswIqypEJQ== X-Received: by 2002:a05:620a:27c6:b0:915:e1db:7ab0 with SMTP id af79cd13be357-915e1db7b3dmr665714485a.45.1780998463815; Tue, 09 Jun 2026 02:47:43 -0700 (PDT) X-Received: by 2002:a05:620a:27c6:b0:915:e1db:7ab0 with SMTP id af79cd13be357-915e1db7b3dmr665710985a.45.1780998463358; Tue, 09 Jun 2026 02:47:43 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-9158a00afafsm2047489485a.2.2026.06.09.02.47.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2026 02:47:42 -0700 (PDT) From: Yongxing Mou Date: Tue, 09 Jun 2026 17:46:35 +0800 Subject: [PATCH v7 13/15] drm/msm/dp: make bridge helpers use dp_display to allow re-use Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260609-dp_mstclean-v7-13-ea04113e8233@oss.qualcomm.com> References: <20260609-dp_mstclean-v7-0-ea04113e8233@oss.qualcomm.com> In-Reply-To: <20260609-dp_mstclean-v7-0-ea04113e8233@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780998393; l=8509; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=js7Ds0kDP3MA2PA3qJwTal/QoxqVBRyKdoKt/vuLT7c=; b=Q4czln2aTELSd+w2rD8AgSyWb3LyrU78Eghjd2ofwZFeJbLLneUz2atRy4Cjm9oWvrO1Wj6b2 GrlLOwEH2UhDazeOvuVqmvAYJY88S1AscjmkCpv0fopNm5eM2j617YA X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Authority-Analysis: v=2.4 cv=H+DrBeYi c=1 sm=1 tr=0 ts=6a27e141 cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=LmD7BKvqrCyCckpIDn8A:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA5MDA5MCBTYWx0ZWRfX1iODNTfgu/qb D1i1NmJPnpLi2vtfgxGVkd0C3mFeWSOFHzG+CYE9ERhPYh3Y/fuqJbDw2l42xDQM0foUKwjV4vS LuVzNyLuYIm9ByuQ4Tu7xNaWPgT1UBYBRtkIbFby56HUgU9ZV3F/8xSyd+JvvLZcqjYQLAdkAUE jB2GZsL+bY7uWAV11cdmmqm/V6B0GVLvawqIJv+aNZK/prxyiDnfTLPkDhUw5t1zuRbyxnidaZ5 YZEo8Po3FYgyMz1/SZTRNFAUP1a4hePEE7G0RzyIWBC4YmkDJ/RcyysERVt4y3cgcImRoWuYtJL AHz/Qaqb8nmdwk+d8BtXufgXxge6TxSKyINTjv4TqZnIaLnwL8RVoEsQMm8tmk3909XgK6SZ/rN 89sgs9/Fujl45lTedokwlHs+Be2nCbYWXpAkBEgQobTOTCLGgKolty3H1Bx8gMO8/pbCoOp+X6M b+PrVmpHB1JWt/p6nrw== X-Proofpoint-ORIG-GUID: WO_hH6cST_4lOeBLwRTWH6Jf1UzpuwNs X-Proofpoint-GUID: WO_hH6cST_4lOeBLwRTWH6Jf1UzpuwNs X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-09_02,2026-06-09_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 clxscore=1015 adultscore=0 malwarescore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606090090 From: Abhinav Kumar dp_bridge helpers take drm_bridge as an input and extract the dp_display object to be used in the dp_display module. Rather than doing it in a roundabout way, directly pass the dp_display object to these helpers so that the MST bridge can also re-use the same helpers. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dp/dp_display.c | 29 +++++++++------------------ drivers/gpu/drm/msm/dp/dp_display.h | 7 +++++++ drivers/gpu/drm/msm/dp/dp_drm.c | 39 ++++++++++++++++++++++++++++++++++++- drivers/gpu/drm/msm/dp/dp_drm.h | 9 --------- 4 files changed, 54 insertions(+), 30 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index 63e5b191f95c..2d5ef087648c 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -738,24 +738,21 @@ static int msm_dp_display_disable(struct msm_dp_display_private *dp) /** * msm_dp_bridge_mode_valid - callback to determine if specified mode is valid - * @bridge: Pointer to drm bridge structure + * @dp: Pointer to dp display structure * @info: display info * @mode: Pointer to drm mode structure * Returns: Validity status for specified mode */ -enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, - const struct drm_display_info *info, - const struct drm_display_mode *mode) +enum drm_mode_status msm_dp_display_mode_valid(struct msm_dp *dp, + const struct drm_display_info *info, + const struct drm_display_mode *mode) { const u32 num_components = 3, default_bpp = 24; struct msm_dp_display_private *msm_dp_display; struct msm_dp_link_info *link_info; u32 mode_rate_khz = 0, supported_rate_khz = 0, mode_bpp = 0; - struct msm_dp *dp; int mode_pclk_khz = mode->clock; - dp = to_dp_bridge(bridge)->msm_dp_display; - if (!dp || !mode_pclk_khz || !dp->connector) { DRM_ERROR("invalid params\n"); return -EINVAL; @@ -1406,11 +1403,9 @@ int msm_dp_modeset_init(struct msm_dp *msm_dp_display, struct drm_device *dev, return 0; } -void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display, + struct drm_atomic_commit *state) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *msm_dp_display = msm_dp_bridge->msm_dp_display; struct drm_crtc *crtc; struct drm_crtc_state *crtc_state; int rc = 0; @@ -1419,7 +1414,7 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); crtc = drm_atomic_get_new_crtc_for_encoder(state, - drm_bridge->encoder); + msm_dp_display->bridge->encoder); if (!crtc) return; crtc_state = drm_atomic_get_new_crtc_state(state, crtc); @@ -1449,11 +1444,8 @@ void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, drm_dbg_dp(msm_dp_display->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } -void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_disable(struct msm_dp *dp) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; struct msm_dp_display_private *msm_dp_display; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); @@ -1470,11 +1462,8 @@ static void msm_dp_display_unprepare(struct msm_dp_display_private *dp) drm_dbg_dp(dp->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } -void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state) +void msm_dp_display_atomic_post_disable(struct msm_dp *dp) { - struct msm_dp_bridge *msm_dp_bridge = to_dp_bridge(drm_bridge); - struct msm_dp *dp = msm_dp_bridge->msm_dp_display; struct msm_dp_display_private *msm_dp_display; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); diff --git a/drivers/gpu/drm/msm/dp/dp_display.h b/drivers/gpu/drm/msm/dp/dp_display.h index 0b65e16c790d..5116f7bbbd02 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.h +++ b/drivers/gpu/drm/msm/dp/dp_display.h @@ -33,5 +33,12 @@ void msm_dp_display_signal_audio_start(struct msm_dp *msm_dp_display); void msm_dp_display_signal_audio_complete(struct msm_dp *msm_dp_display); void msm_dp_display_set_psr(struct msm_dp *dp, bool enter); void msm_dp_display_debugfs_init(struct msm_dp *msm_dp_display, struct dentry *dentry, bool is_edp); +void msm_dp_display_atomic_post_disable(struct msm_dp *dp_display); +void msm_dp_display_atomic_disable(struct msm_dp *dp_display); +void msm_dp_display_atomic_enable(struct msm_dp *dp_display, + struct drm_atomic_commit *state); +enum drm_mode_status msm_dp_display_mode_valid(struct msm_dp *dp, + const struct drm_display_info *info, + const struct drm_display_mode *mode); #endif /* _DP_DISPLAY_H_ */ diff --git a/drivers/gpu/drm/msm/dp/dp_drm.c b/drivers/gpu/drm/msm/dp/dp_drm.c index 6ac5bac903d9..6b8923d9dff4 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.c +++ b/drivers/gpu/drm/msm/dp/dp_drm.c @@ -49,6 +49,43 @@ static void msm_dp_bridge_debugfs_init(struct drm_bridge *bridge, struct dentry msm_dp_display_debugfs_init(dp, root, false); } +static void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_enable(dp, state); +} + +static void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_disable(dp); +} + +static void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, + struct drm_atomic_commit *state) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + msm_dp_display_atomic_post_disable(dp); +} + +static enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *drm_bridge, + const struct drm_display_info *info, + const struct drm_display_mode *mode) +{ + struct msm_dp_bridge *dp_bridge = to_dp_bridge(drm_bridge); + struct msm_dp *dp = dp_bridge->msm_dp_display; + + return msm_dp_display_mode_valid(dp, info, mode); +} + static const struct drm_bridge_funcs msm_dp_bridge_ops = { .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state, .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state, @@ -115,7 +152,7 @@ static void msm_edp_bridge_atomic_enable(struct drm_bridge *drm_bridge, return; } - msm_dp_bridge_atomic_enable(drm_bridge, state); + msm_dp_display_atomic_enable(dp, state); } static void msm_edp_bridge_atomic_disable(struct drm_bridge *drm_bridge, diff --git a/drivers/gpu/drm/msm/dp/dp_drm.h b/drivers/gpu/drm/msm/dp/dp_drm.h index 4bd788ea05d5..da412c788503 100644 --- a/drivers/gpu/drm/msm/dp/dp_drm.h +++ b/drivers/gpu/drm/msm/dp/dp_drm.h @@ -27,15 +27,6 @@ int msm_dp_bridge_init(struct msm_dp *msm_dp_display, struct drm_device *dev, enum drm_connector_status msm_dp_bridge_detect(struct drm_bridge *bridge, struct drm_connector *connector); -void msm_dp_bridge_atomic_enable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -void msm_dp_bridge_atomic_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -void msm_dp_bridge_atomic_post_disable(struct drm_bridge *drm_bridge, - struct drm_atomic_commit *state); -enum drm_mode_status msm_dp_bridge_mode_valid(struct drm_bridge *bridge, - const struct drm_display_info *info, - const struct drm_display_mode *mode); void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_disable(struct drm_bridge *bridge); void msm_dp_bridge_hpd_notify(struct drm_bridge *bridge, -- 2.43.0