From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E0461403AE2 for ; Wed, 10 Jun 2026 11:10:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781089856; cv=none; b=hnwmDW9B2AxdSpv3bG9cpwvmS6S8NT9y0MsqoE+Em0pwzU+smy/+zrEHTm2V7tI4nRicumYi+g1zg8RjTh8pp+++vJKs+C2VyCw+y0pxdURVkH/ZPS7Q8Q5wV8D//bYjhh/eRJYYOQBIliF9rYYpk3HcTGqQpCtCqM07N5xLbpM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781089856; c=relaxed/simple; bh=fEKY6r1SSxFu8Kf55z6lHCPiP+Im0/XYU16UuiGKx5s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TWf8SAjNu/6rDCMhzO5QSNTeYi9BLiv55W9qfG/HDG5QX5/ZmGLa4lJ4OJndU0RjV1IkyDJxEqpid8iK8xgtsN8M3BJnchKA2hPNOsubgYXWizTEJookkEutX+tR9YdloQ5O6oCWI0SlPPPXEsKlUn2egqatGsitMQwtb7w+d5g= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=n0+3CZzA; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="n0+3CZzA" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2c0a5354da1so53729955ad.0 for ; Wed, 10 Jun 2026 04:10:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781089848; x=1781694648; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Gbn/cex+TUbT+1l+R35txFcxSBQ+4wt5PBT1O9/oEqw=; b=n0+3CZzA4Z/CRu51qm+WwPLKcgf/mfmB05d7Agup1VdsUc1E4lBo2QgzRgagP9l0Tz qj7aJ+TBq7MoQyXwdpomW5mOGBK2Qg4RPZLH2L9bK5+RChApSRNIv7zl0PJ3lRSW1V34 Eks3S7wI3j0UHiup7EEyTuPMNY3pGm1lfBSSue0ixEC8i2cOiAKlEDeyHBAwtm0DQCel ijAsLyw07ORXc2q/KPW3zLCxgFPsMaGKV+IUImQuL8dUG7DR3E7dKeIblzt+D1Z/j8IQ E+GzQ9CU+05DiIkCHix4ZD3jTFj/hHzzACdma0orxYZkQ6zohfieei4d47SXfaozUjFx crPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781089848; x=1781694648; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Gbn/cex+TUbT+1l+R35txFcxSBQ+4wt5PBT1O9/oEqw=; b=l4EIwatBhoKYu70AYvYqVv4QVYYanUIR9ZugeQsRIecwy2bMd3zRn6UigU54LESsNp 9P3wF3Jb3FGg6HvF1olFLTxtfKbcdv4wA7jMvOa/m/Xxs3MnCM9bnb4jv7qu43/dQZTJ xbUFRwfJKS11xoQnG7M3EIlr4r2TzuDYJG+ri/BI7gos9X3Su/BUmaG509jXO5N0TD3L eDAtSLTdmNchULqFu3HoeXJ4JwhjeK4kp3Mmx/9dA9xBg0yDk9ILHFWN0ZilxOB53qWz h00CWnsrQvCC1/vP2O5Se0rXJ0vyE48AmWBd83h0hN/NZypF90DL8e7dw4FyuvK5S5Xb PmLg== X-Forwarded-Encrypted: i=1; AFNElJ+957YxvwD837FG+QjtdYxxvHZaIrVaXrvYeFa3gxx96qzxM+v8IL3THvloQmQvVIZEDnWPadlYDCRpv/U=@vger.kernel.org X-Gm-Message-State: AOJu0Yx0G+t1sW+UoquPjRyz8e00ESAw/ufqcGijjfDo9GiVaM9o9KNl 079hoEvqTbSM18fX/ypW6KjBSFLAqPwIisxPBZ3gukj/fbU/9f65V9dh X-Gm-Gg: Acq92OHOUZtH2olaga/FbsPsuvwL3I5BQP7La+8+x2Ojgjpqigrifr6felSfTvAwHm9 9LMrdUHdxzwGxEKE0Ey8bmrVk4lOm4oBB70NoObyCjugqTDcYYhTyiguvQCe3w7WsWbGa7pRSaM wOBxD4/NRX++0AFePAPLUf9PPV9/s6IdY8sGA62u8BsBFhQB0teb44yySq0yY7Cmna7cVSIkgfK cR4rwbtN5Y6XLhwbb5/RmfkL63RN8zGR5TVw04bT71Pucvk9p/WmJJ1ra40MXrmVBkHsGmiQamt xQDMNx25D4fmbL/QTHYrmSz22a/hJhMSHFgVUcH8HdCQHqiusiraEl48lJ56UfhQ+hfGKH6vMpk i6huq17aed9HdkENOmz6CisQnAMTF5H6BIlbYdW6lhs5JeMKUc+38B9ju3scufPnIyrHdSFQoUN z1LJpXH1BnJxHsxZ8cJ/U2s9IF+/UbbQGUZNeY/w== X-Received: by 2002:a17:903:1209:b0:2bc:e299:4b3f with SMTP id d9443c01a7336-2c1ec80a4eamr193435335ad.10.1781089847908; Wed, 10 Jun 2026 04:10:47 -0700 (PDT) Received: from [127.0.1.1] ([2409:40f4:4111:52c8:138e:8096:a8df:e68b]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c164f6d37esm317175205ad.9.2026.06.10.04.10.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 04:10:47 -0700 (PDT) From: Ramshouriesh Date: Wed, 10 Jun 2026 16:39:28 +0530 Subject: [PATCH 3/9] media: i2c: hm1092: add Himax HM1092 mono NIR sensor driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260610-a14-himax-hm1092-v1-3-0c9907da47ed@gmail.com> References: <20260610-a14-himax-hm1092-v1-0-0c9907da47ed@gmail.com> In-Reply-To: <20260610-a14-himax-hm1092-v1-0-0c9907da47ed@gmail.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Bryan O'Donoghue , Vladimir Zapolskiy , Loic Poulain , Bryan O'Donoghue , Vinod Koul , Neil Armstrong Cc: Aleksandrs Vinarskis , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-phy@lists.infradead.org, Ramshouriesh X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=26797; i=rshouriesh@gmail.com; h=from:subject:message-id; bh=fEKY6r1SSxFu8Kf55z6lHCPiP+Im0/XYU16UuiGKx5s=; b=owEBbQKS/ZANAwAKARWVil4RHAXeAcsmYgBqKUYO87CKvtpRd2ah79xiT3ZnXCavdquTEOgUO iL7gaa3vj2JAjMEAAEKAB0WIQS/0QuzNKVfvUNlNAkVlYpeERwF3gUCailGDgAKCRAVlYpeERwF 3l34EACoWK32IRu+YCGn1PP/UmadPgOzZWcIaAQ8VDpDXxO/2pND4iJHx6P8cARyqvTjHtL3NT/ PDtCpis0P6LIbeMLE0nTLAt9gfqBvCvtFSCw+sw6NZsIPZ3TQYcGK91DiMh1VjK4F6/9HbARZG8 4JaiNjp/rU2MIDDpt/ghaQmXKUmYdBzrMx6YgKAN0dZR3A1QUxzRuMm2572Qol4uJO9xHtSxhE7 H5TSWLWsRZ9rdIJtgOwggFHxEO9aC/fR0Rh4QH4jnfxeZoHyR164SznkVEtAw+RvqSmFFHfqjah HX9oXEv52iMWk16BPLlqZ4wdIDGspGwqbZwqGxSCw2eOwk3cI5TpE+x7EnfpPhgAUJVRhaSHnyT KRfMBrVf2+U9uCQPPsf5CurQCRirn5mVe3lw4gADOvEjU3cRv21Jk4+eoP7rTmuintEsIXPbmDi uivWU1ZaUmEdS0VCzJvhPVtLA6c7PSlykZqDYXusA8FxsY43bnxXXbE5UhFg4ECtyvTy6uCP2ti OLtpR1EgI2AL2gAbpRX+kXMVPRKGQCgEUVi06A4cFG+IdgiIeeek1sY4wuwVJzc347WvdE4o10M 19t182boYRSqmXej5nfN09c6Nm296HTWZ/mfOtKBiDEMTWDOsCX+KtFerJPmISgXKH0MnCmpdvM GtuRJbvzZfOQPRQ== X-Developer-Key: i=rshouriesh@gmail.com; a=openpgp; fpr=BFD10BB334A55FBD4365340915958A5E111C05DE Add a v4l2 subdev driver for the Himax HM1092 monochrome near-IR sensor, used as the Windows-Hello IR camera on the ASUS Zenbook A14. The driver also drives the IR illuminator (a PM8550 flash LED referenced through the generic "leds" property): while streaming it strobes the illuminator at ~10 Hz, lighting the capture while keeping the average IR LED power down. Signed-off-by: Ramshouriesh --- drivers/media/i2c/Kconfig | 14 + drivers/media/i2c/Makefile | 1 + drivers/media/i2c/hm1092.c | 685 ++++++++++++++++++++++++++++++++++++++++ drivers/media/i2c/hm1092_regs.h | 223 +++++++++++++ 4 files changed, 923 insertions(+) diff --git a/drivers/media/i2c/Kconfig b/drivers/media/i2c/Kconfig index 5d173e0ecf42..8ee3ee15e9df 100644 --- a/drivers/media/i2c/Kconfig +++ b/drivers/media/i2c/Kconfig @@ -137,6 +137,20 @@ config VIDEO_HI847 To compile this driver as a module, choose M here: the module will be called hi847. +config VIDEO_HM1092 + tristate "Himax HM1092 sensor support" + select V4L2_CCI_I2C + help + This is a Video4Linux2 sensor driver for the Himax + HM1092 1MP mono IR camera used for face authentication + on Snapdragon X laptops (ASUS Zenbook A14 etc.). + + Register tables were reverse-engineered from the Qualcomm + Chromatix sensor module shipped in the Windows BSP. + + To compile this driver as a module, choose M here: the + module will be called hm1092. + config VIDEO_IMX111 tristate "Sony IMX111 sensor support" select V4L2_CCI_I2C diff --git a/drivers/media/i2c/Makefile b/drivers/media/i2c/Makefile index e45359efe0e4..6507c173d0fa 100644 --- a/drivers/media/i2c/Makefile +++ b/drivers/media/i2c/Makefile @@ -45,6 +45,7 @@ obj-$(CONFIG_VIDEO_GC2145) += gc2145.o obj-$(CONFIG_VIDEO_HI556) += hi556.o obj-$(CONFIG_VIDEO_HI846) += hi846.o obj-$(CONFIG_VIDEO_HI847) += hi847.o +obj-$(CONFIG_VIDEO_HM1092) += hm1092.o obj-$(CONFIG_VIDEO_I2C) += video-i2c.o obj-$(CONFIG_VIDEO_IMX111) += imx111.o obj-$(CONFIG_VIDEO_IMX208) += imx208.o diff --git a/drivers/media/i2c/hm1092.c b/drivers/media/i2c/hm1092.c new file mode 100644 index 000000000000..90968ee29d81 --- /dev/null +++ b/drivers/media/i2c/hm1092.c @@ -0,0 +1,685 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Himax HM1092 image sensor driver draft. + * + * Register tables were extracted from Qualcomm Chromatix sensor module + * com.qti.sensormodule.hm1092.bin. Keep hm1092_regs.h next to this file, or + * fold the generated tables into this source before upstream submission. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "hm1092_regs.h" + +#define HM1092_LINK_FREQ_400MHZ 400000000ULL +#define HM1092_MCLK 24000000 +#define HM1092_BITS_PER_SAMPLE 10 + +#define HM1092_REG_STREAM CCI_REG8(0x0100) + +#define HM1092_FLASH_TIMEOUT_US 50000 /* 0.05 s on per pulse */ +#define HM1092_FLASH_REFIRE_MS 100 /* 0.1 s period -> 10 Hz blink */ + +struct hm1092_mode { + u32 width; + u32 height; + u32 hts; + u32 vts; +}; + +static const struct hm1092_mode hm1092_mode_560x360 = { + .width = 560, + .height = 360, + .hts = 0x0650, + .vts = 0x02ee, +}; + +static const char * const hm1092_supply_names[] = { + "dovdd", + "avdd", + "dvdd", +}; + +static const char * const hm1092_test_pattern_menu[] = { + "Disabled", + "Mode 1", + "Mode 2", + "Mode 3", + "Mode 4", +}; + +static const s64 hm1092_link_freq_menu[] = { + HM1092_LINK_FREQ_400MHZ, +}; + +struct hm1092 { + struct device *dev; + struct v4l2_subdev sd; + struct media_pad pad; + struct v4l2_ctrl_handler ctrl_handler; + struct regmap *regmap; + struct clk *img_clk; + struct gpio_desc *reset; + struct regulator_bulk_data supplies[ARRAY_SIZE(hm1092_supply_names)]; + struct v4l2_ctrl *link_freq; + struct v4l2_ctrl *pixel_rate; + struct v4l2_ctrl *hblank; + struct v4l2_ctrl *vblank; + u8 mipi_lanes; + + /* Optional IR illuminator driven while streaming (see flash notes). */ + struct led_classdev_flash *flash; + struct delayed_work flash_work; +}; + +/* + * (Re)arm and fire the flash at full current. The qcom flash controller does an + * internal disable+enable on each strobe and the hardware safety-timeout turns + * the LED off on its own, so brightness/timeout must be programmed every time or + * the re-fire is a no-op. Re-firing well within the timeout keeps the LED lit + * continuously and near its (slightly declining) peak brightness. + */ +static void hm1092_flash_fire(struct hm1092 *hm1092) +{ + struct led_classdev_flash *flash = hm1092->flash; + + /* + * Release the controller's flash-current accounting first (a bare + * re-strobe is treated as "current still in use" and re-fires at 0 mA), + * then re-arm at full current and strobe. + */ + led_set_flash_strobe(flash, false); + led_set_flash_brightness(flash, flash->brightness.max); + led_set_flash_timeout(flash, HM1092_FLASH_TIMEOUT_US); + led_set_flash_strobe(flash, true); +} + +static void hm1092_flash_enable(struct hm1092 *hm1092) +{ + if (!hm1092->flash) + return; + + hm1092_flash_fire(hm1092); + schedule_delayed_work(&hm1092->flash_work, + msecs_to_jiffies(HM1092_FLASH_REFIRE_MS)); +} + +static void hm1092_flash_disable(struct hm1092 *hm1092) +{ + if (!hm1092->flash) + return; + + cancel_delayed_work_sync(&hm1092->flash_work); + led_set_flash_strobe(hm1092->flash, false); +} + +static void hm1092_flash_work(struct work_struct *work) +{ + struct hm1092 *hm1092 = + container_of(to_delayed_work(work), struct hm1092, flash_work); + + hm1092_flash_fire(hm1092); + schedule_delayed_work(&hm1092->flash_work, + msecs_to_jiffies(HM1092_FLASH_REFIRE_MS)); +} + +static inline struct hm1092 *to_hm1092(struct v4l2_subdev *sd) +{ + return container_of(sd, struct hm1092, sd); +} + +static int hm1092_write_regs(struct hm1092 *hm1092, + const struct hm1092_reg *regs, unsigned int len) +{ + int ret = 0; + unsigned int i; + + for (i = 0; i < len; i++) { + cci_write(hm1092->regmap, CCI_REG8(regs[i].address), + regs[i].val, &ret); + if (ret) + return ret; + } + + return 0; +} + +static int hm1092_set_test_pattern(struct hm1092 *hm1092, int pattern) +{ + switch (pattern) { + case 0: + return hm1092_write_regs(hm1092, hm1092_test_pattern_mode0, + ARRAY_SIZE(hm1092_test_pattern_mode0)); + case 1: + return hm1092_write_regs(hm1092, hm1092_test_pattern_mode1, + ARRAY_SIZE(hm1092_test_pattern_mode1)); + case 2: + return hm1092_write_regs(hm1092, hm1092_test_pattern_mode2, + ARRAY_SIZE(hm1092_test_pattern_mode2)); + case 3: + return hm1092_write_regs(hm1092, hm1092_test_pattern_mode3, + ARRAY_SIZE(hm1092_test_pattern_mode3)); + case 4: + return hm1092_write_regs(hm1092, hm1092_test_pattern_mode4, + ARRAY_SIZE(hm1092_test_pattern_mode4)); + default: + return -EINVAL; + } +} + +static int hm1092_set_ctrl(struct v4l2_ctrl *ctrl) +{ + struct hm1092 *hm1092 = container_of(ctrl->handler, struct hm1092, + ctrl_handler); + int ret = 0; + + if (!pm_runtime_get_if_in_use(hm1092->dev)) + return 0; + + switch (ctrl->id) { + case V4L2_CID_TEST_PATTERN: + ret = hm1092_set_test_pattern(hm1092, ctrl->val); + break; + case V4L2_CID_ANALOGUE_GAIN: + case V4L2_CID_EXPOSURE: + /* TODO: write to the sensor's exposure/gain registers once + * we know which Chromatix middle*Addr fields point at them. + */ + ret = 0; + break; + default: + ret = -EINVAL; + break; + } + + pm_runtime_put(hm1092->dev); + + return ret; +} + +static const struct v4l2_ctrl_ops hm1092_ctrl_ops = { + .s_ctrl = hm1092_set_ctrl, +}; + +static int hm1092_init_controls(struct hm1092 *hm1092) +{ + struct v4l2_ctrl_handler *ctrl_hdlr = &hm1092->ctrl_handler; + const struct hm1092_mode *mode = &hm1092_mode_560x360; + struct v4l2_fwnode_device_properties props; + s64 hblank, pixel_rate; + int ret; + + v4l2_ctrl_handler_init(ctrl_hdlr, 6); + + hm1092->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr, + &hm1092_ctrl_ops, + V4L2_CID_LINK_FREQ, + 0, 0, + hm1092_link_freq_menu); + if (hm1092->link_freq) + hm1092->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY; + + pixel_rate = div_u64(HM1092_LINK_FREQ_400MHZ * 2 * hm1092->mipi_lanes, + HM1092_BITS_PER_SAMPLE); + hm1092->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &hm1092_ctrl_ops, + V4L2_CID_PIXEL_RATE, 0, + pixel_rate, 1, pixel_rate); + + hblank = mode->hts - mode->width; + hm1092->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &hm1092_ctrl_ops, + V4L2_CID_HBLANK, hblank, hblank, 1, + hblank); + if (hm1092->hblank) + hm1092->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY; + + hm1092->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &hm1092_ctrl_ops, + V4L2_CID_VBLANK, + mode->vts - mode->height, + 0xffff - mode->height, 1, + mode->vts - mode->height); + if (hm1092->vblank) + hm1092->vblank->flags |= V4L2_CTRL_FLAG_READ_ONLY; + + /* Mandatory controls for libcamera. Conservative defaults until we + * RE the exposure/gain register address layout from the Chromatix + * sensormodule (middleCoarseIntgTimeAddr / shortGlobalGainAddr). + */ + v4l2_ctrl_new_std(ctrl_hdlr, &hm1092_ctrl_ops, V4L2_CID_ANALOGUE_GAIN, + 0x10, 0xff, 1, 0x10); + v4l2_ctrl_new_std(ctrl_hdlr, &hm1092_ctrl_ops, V4L2_CID_EXPOSURE, + 1, mode->vts - 4, 1, mode->vts - 4); + + v4l2_ctrl_new_std_menu_items(ctrl_hdlr, &hm1092_ctrl_ops, + V4L2_CID_TEST_PATTERN, + ARRAY_SIZE(hm1092_test_pattern_menu) - 1, + 0, 0, hm1092_test_pattern_menu); + + ret = v4l2_fwnode_device_parse(hm1092->dev, &props); + if (ret) + return ret; + + v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &hm1092_ctrl_ops, &props); + + if (ctrl_hdlr->error) + return ctrl_hdlr->error; + + hm1092->sd.ctrl_handler = ctrl_hdlr; + + return 0; +} + +static void hm1092_update_pad_format(struct v4l2_mbus_framefmt *fmt) +{ + fmt->width = hm1092_mode_560x360.width; + fmt->height = hm1092_mode_560x360.height; + fmt->code = MEDIA_BUS_FMT_Y10_1X10; + fmt->field = V4L2_FIELD_NONE; +} + +static int hm1092_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct hm1092 *hm1092 = to_hm1092(sd); + int ret; + + ret = pm_runtime_resume_and_get(hm1092->dev); + if (ret) + return ret; + + ret = hm1092_write_regs(hm1092, hm1092_init_regs, + ARRAY_SIZE(hm1092_init_regs)); + if (ret) { + dev_err(hm1092->dev, "failed to write init registers\n"); + goto out; + } + + ret = __v4l2_ctrl_handler_setup(hm1092->sd.ctrl_handler); + if (ret) + goto out; + + ret = hm1092_write_regs(hm1092, hm1092_start_streaming, + ARRAY_SIZE(hm1092_start_streaming)); + if (ret) + dev_err(hm1092->dev, "failed to start streaming\n"); + else + hm1092_flash_enable(hm1092); + +out: + if (ret) + pm_runtime_put(hm1092->dev); + + return ret; +} + +static int hm1092_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + u32 pad, u64 streams_mask) +{ + struct hm1092 *hm1092 = to_hm1092(sd); + int ret = 0; + + hm1092_flash_disable(hm1092); + cci_write(hm1092->regmap, HM1092_REG_STREAM, 0, &ret); + pm_runtime_put(hm1092->dev); + + return ret; +} + +static int hm1092_set_format(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_format *fmt) +{ + hm1092_update_pad_format(&fmt->format); + *v4l2_subdev_state_get_format(state, fmt->pad) = fmt->format; + + return 0; +} + +static int hm1092_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_mbus_code_enum *code) +{ + if (code->index) + return -EINVAL; + + code->code = MEDIA_BUS_FMT_Y10_1X10; + + return 0; +} + +static int hm1092_enum_frame_size(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_frame_size_enum *fse) +{ + if (fse->index) + return -EINVAL; + + if (fse->code != MEDIA_BUS_FMT_Y10_1X10) + return -EINVAL; + + fse->min_width = hm1092_mode_560x360.width; + fse->max_width = hm1092_mode_560x360.width; + fse->min_height = hm1092_mode_560x360.height; + fse->max_height = hm1092_mode_560x360.height; + + return 0; +} + +static int hm1092_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + hm1092_update_pad_format(v4l2_subdev_state_get_format(state, 0)); + + return 0; +} + +static const struct v4l2_subdev_video_ops hm1092_video_ops = { + .s_stream = v4l2_subdev_s_stream_helper, +}; + +static const struct v4l2_subdev_pad_ops hm1092_pad_ops = { + .set_fmt = hm1092_set_format, + .get_fmt = v4l2_subdev_get_fmt, + .enum_mbus_code = hm1092_enum_mbus_code, + .enum_frame_size = hm1092_enum_frame_size, + .enable_streams = hm1092_enable_streams, + .disable_streams = hm1092_disable_streams, +}; + +static const struct v4l2_subdev_ops hm1092_subdev_ops = { + .video = &hm1092_video_ops, + .pad = &hm1092_pad_ops, +}; + +static const struct media_entity_operations hm1092_entity_ops = { + .link_validate = v4l2_subdev_link_validate, +}; + +static const struct v4l2_subdev_internal_ops hm1092_internal_ops = { + .init_state = hm1092_init_state, +}; + +static int hm1092_check_hwcfg(struct hm1092 *hm1092) +{ + struct v4l2_fwnode_endpoint bus_cfg = { + .bus_type = V4L2_MBUS_CSI2_DPHY, + }; + struct device *dev = hm1092->dev; + struct fwnode_handle *ep, *fwnode = dev_fwnode(dev); + unsigned long link_freq_bitmap; + int ret; + + ep = fwnode_graph_get_endpoint_by_id(fwnode, 0, 0, 0); + if (!ep) + return dev_err_probe(dev, -EPROBE_DEFER, + "waiting for fwnode graph endpoint\n"); + + ret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg); + fwnode_handle_put(ep); + if (ret) + return dev_err_probe(dev, ret, "parsing endpoint failed\n"); + + ret = v4l2_link_freq_to_bitmap(dev, bus_cfg.link_frequencies, + bus_cfg.nr_of_link_frequencies, + hm1092_link_freq_menu, + ARRAY_SIZE(hm1092_link_freq_menu), + &link_freq_bitmap); + if (ret) + goto out; + + if (bus_cfg.bus.mipi_csi2.num_data_lanes != 1 && + bus_cfg.bus.mipi_csi2.num_data_lanes != 2) { + ret = dev_err_probe(dev, -EINVAL, + "unsupported CSI2 data lanes: %u\n", + bus_cfg.bus.mipi_csi2.num_data_lanes); + goto out; + } + + hm1092->mipi_lanes = bus_cfg.bus.mipi_csi2.num_data_lanes; + +out: + v4l2_fwnode_endpoint_free(&bus_cfg); + return ret; +} + +static int hm1092_get_pm_resources(struct hm1092 *hm1092) +{ + unsigned int i; + + hm1092->reset = devm_gpiod_get_optional(hm1092->dev, "reset", + GPIOD_OUT_HIGH); + if (IS_ERR(hm1092->reset)) + return dev_err_probe(hm1092->dev, PTR_ERR(hm1092->reset), + "failed to get reset gpio\n"); + + for (i = 0; i < ARRAY_SIZE(hm1092_supply_names); i++) + hm1092->supplies[i].supply = hm1092_supply_names[i]; + + return devm_regulator_bulk_get(hm1092->dev, + ARRAY_SIZE(hm1092_supply_names), + hm1092->supplies); +} + +static int hm1092_power_off(struct device *dev) +{ + struct v4l2_subdev *sd = dev_get_drvdata(dev); + struct hm1092 *hm1092 = to_hm1092(sd); + + gpiod_set_value_cansleep(hm1092->reset, 1); + regulator_bulk_disable(ARRAY_SIZE(hm1092_supply_names), + hm1092->supplies); + clk_disable_unprepare(hm1092->img_clk); + + return 0; +} + +static int hm1092_power_on(struct device *dev) +{ + struct v4l2_subdev *sd = dev_get_drvdata(dev); + struct hm1092 *hm1092 = to_hm1092(sd); + int ret; + + /* + * Sequence reverse-engineered from the Chromatix AeoB powerSetting: + * 1. enable all rails (~1 ms ramp per supply) + * 2. hold reset asserted + * 3. start MCLK and let the sensor clock for ~1 ms + * 4. release reset and wait 18 ms for the sensor to come up + */ + ret = regulator_bulk_enable(ARRAY_SIZE(hm1092_supply_names), + hm1092->supplies); + if (ret) + return ret; + usleep_range(3000, 3500); + + if (hm1092->reset) + gpiod_set_value_cansleep(hm1092->reset, 1); + + ret = clk_prepare_enable(hm1092->img_clk); + if (ret) { + regulator_bulk_disable(ARRAY_SIZE(hm1092_supply_names), + hm1092->supplies); + return ret; + } + usleep_range(1000, 1200); + + if (hm1092->reset) + gpiod_set_value_cansleep(hm1092->reset, 0); + usleep_range(18000, 19000); + + return 0; +} + +static void hm1092_remove(struct i2c_client *client) +{ + struct v4l2_subdev *sd = i2c_get_clientdata(client); + struct hm1092 *hm1092 = to_hm1092(sd); + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(sd); + media_entity_cleanup(&sd->entity); + v4l2_ctrl_handler_free(sd->ctrl_handler); + pm_runtime_disable(hm1092->dev); + if (!pm_runtime_status_suspended(hm1092->dev)) { + hm1092_power_off(hm1092->dev); + pm_runtime_set_suspended(hm1092->dev); + } +} + +/* Optional: grab the IR illuminator flash LED referenced by the "leds" phandle. */ +static int hm1092_get_flash(struct hm1092 *hm1092) +{ + struct led_classdev *cdev; + + cdev = devm_of_led_get_optional(hm1092->dev, 0); + if (IS_ERR(cdev)) + return dev_err_probe(hm1092->dev, PTR_ERR(cdev), + "failed to get IR illuminator LED\n"); + if (!cdev) + return 0; /* no illuminator wired; capture still works */ + + if (!(cdev->flags & LED_DEV_CAP_FLASH)) { + dev_warn(hm1092->dev, + "'leds' phandle is not a flash LED; IR illuminator disabled\n"); + return 0; + } + + hm1092->flash = lcdev_to_flcdev(cdev); + INIT_DELAYED_WORK(&hm1092->flash_work, hm1092_flash_work); + dev_dbg(hm1092->dev, "IR illuminator flash linked (max %u uA)\n", + hm1092->flash->brightness.max); + return 0; +} + +static int hm1092_probe(struct i2c_client *client) +{ + struct hm1092 *hm1092; + unsigned long freq; + int ret; + + hm1092 = devm_kzalloc(&client->dev, sizeof(*hm1092), GFP_KERNEL); + if (!hm1092) + return -ENOMEM; + + hm1092->dev = &client->dev; + + ret = hm1092_get_flash(hm1092); + if (ret) + return ret; + + hm1092->img_clk = devm_v4l2_sensor_clk_get(hm1092->dev, NULL); + if (IS_ERR(hm1092->img_clk)) + return dev_err_probe(hm1092->dev, PTR_ERR(hm1092->img_clk), + "failed to get imaging clock\n"); + + freq = clk_get_rate(hm1092->img_clk); + if (freq != HM1092_MCLK) + return dev_err_probe(hm1092->dev, -EINVAL, + "external clock %lu is not supported\n", + freq); + + v4l2_i2c_subdev_init(&hm1092->sd, client, &hm1092_subdev_ops); + + ret = hm1092_check_hwcfg(hm1092); + if (ret) + return ret; + + ret = hm1092_get_pm_resources(hm1092); + if (ret) + return ret; + + hm1092->regmap = devm_cci_regmap_init_i2c(client, 16); + if (IS_ERR(hm1092->regmap)) + return PTR_ERR(hm1092->regmap); + + ret = hm1092_power_on(hm1092->dev); + if (ret) + return dev_err_probe(hm1092->dev, ret, "failed to power on\n"); + + ret = hm1092_init_controls(hm1092); + if (ret) + goto err_power_off; + + hm1092->sd.internal_ops = &hm1092_internal_ops; + hm1092->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE; + hm1092->sd.entity.ops = &hm1092_entity_ops; + hm1092->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR; + hm1092->pad.flags = MEDIA_PAD_FL_SOURCE; + ret = media_entity_pads_init(&hm1092->sd.entity, 1, &hm1092->pad); + if (ret) + goto err_ctrls; + + hm1092->sd.state_lock = hm1092->ctrl_handler.lock; + ret = v4l2_subdev_init_finalize(&hm1092->sd); + if (ret) + goto err_entity; + + pm_runtime_set_active(hm1092->dev); + pm_runtime_enable(hm1092->dev); + + /* + * The HM1092 has no async sub-devices: no privacy LED, no lens, and + * its IR illuminator is a directly-driven led-class-flash (see + * hm1092_get_flash()), not a v4l2-flash subdev. Register the plain + * subdev rather than v4l2_async_register_subdev_sensor(), whose + * automatic privacy-LED lookup would otherwise reject the "leds" + * phandle that points at the illuminator. + */ + ret = v4l2_async_register_subdev(&hm1092->sd); + if (ret) + goto err_subdev; + + pm_runtime_idle(hm1092->dev); + return 0; + +err_subdev: + pm_runtime_disable(hm1092->dev); + pm_runtime_set_suspended(hm1092->dev); + v4l2_subdev_cleanup(&hm1092->sd); +err_entity: + media_entity_cleanup(&hm1092->sd.entity); +err_ctrls: + v4l2_ctrl_handler_free(hm1092->sd.ctrl_handler); +err_power_off: + hm1092_power_off(hm1092->dev); + + return ret; +} + +static DEFINE_RUNTIME_DEV_PM_OPS(hm1092_pm_ops, hm1092_power_off, + hm1092_power_on, NULL); + +static const struct of_device_id hm1092_of_match[] = { + { .compatible = "himax,hm1092" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, hm1092_of_match); + +static struct i2c_driver hm1092_i2c_driver = { + .driver = { + .name = "hm1092", + .pm = pm_sleep_ptr(&hm1092_pm_ops), + .of_match_table = hm1092_of_match, + }, + .probe = hm1092_probe, + .remove = hm1092_remove, +}; + +module_i2c_driver(hm1092_i2c_driver); + +MODULE_DESCRIPTION("Himax HM1092 sensor driver draft"); +MODULE_LICENSE("GPL"); diff --git a/drivers/media/i2c/hm1092_regs.h b/drivers/media/i2c/hm1092_regs.h new file mode 100644 index 000000000000..4df2d5b49d81 --- /dev/null +++ b/drivers/media/i2c/hm1092_regs.h @@ -0,0 +1,223 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* HM1092 register tables extracted from Qualcomm Chromatix sensor module. + * Source: com.qti.sensormodule.hm1092.bin + * Generator: hm1092-re/gen_hm1092_regs.py + * DO NOT HAND EDIT — regenerate from the bin. + */ + +struct hm1092_reg { + u16 address; + u8 val; +}; + +static const struct hm1092_reg hm1092_init_regs[] = { + { 0x0103, 0x00 }, + { 0x030a, 0x05 }, + { 0x030d, 0x0c }, + { 0x030f, 0x5a }, + { 0x0307, 0x00 }, + { 0x0309, 0x01 }, + { 0x0387, 0x01 }, + { 0x0100, 0x02 }, + { 0x4265, 0x02 }, + { 0x4002, 0x2b }, + { 0x4001, 0x00 }, + { 0x0101, 0x03 }, + { 0x4024, 0x40 }, + { 0x0203, 0xbe }, + { 0x0202, 0x00 }, + { 0x0341, 0xee }, + { 0x0340, 0x02 }, + { 0x0343, 0x50 }, + { 0x0342, 0x06 }, + { 0x0345, 0x30 }, + { 0x0344, 0x00 }, + { 0x0349, 0xad }, + { 0x0348, 0x04 }, + { 0x0347, 0x08 }, + { 0x0346, 0x00 }, + { 0x034b, 0xd5 }, + { 0x034a, 0x02 }, + { 0x5015, 0xb3 }, + { 0x0350, 0x53 }, + { 0x0361, 0x30 }, + { 0x0360, 0x00 }, + { 0x034d, 0x30 }, + { 0x034c, 0x02 }, + { 0x034f, 0x68 }, + { 0x034e, 0x01 }, + { 0x0390, 0x03 }, + { 0x0383, 0x00 }, + { 0x0387, 0x10 }, + { 0x50dd, 0x01 }, + { 0x50cb, 0x21 }, + { 0x5005, 0x28 }, + { 0x5004, 0x40 }, + { 0x5007, 0x28 }, + { 0x5006, 0x40 }, + { 0x5011, 0x00 }, + { 0x501d, 0x4c }, + { 0x5013, 0x03 }, + { 0x4131, 0x01 }, + { 0x5283, 0x03 }, + { 0x5282, 0xff }, + { 0x5010, 0x20 }, + { 0x4132, 0x20 }, + { 0x50d5, 0xe0 }, + { 0x50d7, 0x12 }, + { 0x50bb, 0x14 }, + { 0x50b7, 0x00 }, + { 0x50b9, 0xff }, + { 0x50b8, 0x70 }, + { 0x50ba, 0xff }, + { 0x50fa, 0x02 }, + { 0x50b4, 0x00 }, + { 0x50a2, 0x0b }, + { 0x50ad, 0x07 }, + { 0x50ac, 0x24 }, + { 0x50af, 0x40 }, + { 0x50ae, 0x20 }, + { 0x50ab, 0x07 }, + { 0x50aa, 0x22 }, + { 0x50a7, 0x00 }, + { 0x50a6, 0x00 }, + { 0x5099, 0x11 }, + { 0x509b, 0x03 }, + { 0x50b3, 0x04 }, + { 0x50a0, 0x30 }, + { 0x5098, 0x00 }, + { 0x52f2, 0x53 }, + { 0x5209, 0x0c }, + { 0x5216, 0x02 }, + { 0x521e, 0x01 }, + { 0x50e8, 0x00 }, + { 0x5200, 0x60 }, + { 0x5202, 0x00 }, + { 0x5201, 0x80 }, + { 0x5203, 0x01 }, + { 0x5208, 0x0b }, + { 0x520d, 0x40 }, + { 0x520c, 0x15 }, + { 0x5215, 0x04 }, + { 0x50ea, 0x74 }, + { 0x5214, 0x28 }, + { 0x5218, 0x07 }, + { 0x5217, 0x01 }, + { 0x0310, 0x00 }, + { 0x4b31, 0x06 }, + { 0x4b3b, 0x02 }, + { 0x4b45, 0x01 }, + { 0x4b44, 0x0c }, + { 0x4b47, 0x00 }, + { 0x5101, 0x13 }, + { 0x5100, 0x03 }, + { 0x5103, 0x33 }, + { 0x5102, 0x23 }, + { 0x5105, 0x42 }, + { 0x5104, 0x43 }, + { 0x5106, 0x40 }, + { 0x5119, 0x00 }, + { 0x5118, 0x00 }, + { 0x511b, 0x00 }, + { 0x511a, 0x00 }, + { 0x511d, 0x00 }, + { 0x511c, 0x00 }, + { 0x511e, 0x00 }, + { 0x5131, 0x23 }, + { 0x5130, 0x13 }, + { 0x5133, 0x43 }, + { 0x5132, 0x33 }, + { 0x5135, 0x40 }, + { 0x5134, 0x42 }, + { 0x5136, 0x40 }, + { 0x5149, 0x01 }, + { 0x5148, 0x01 }, + { 0x514b, 0x01 }, + { 0x514a, 0x01 }, + { 0x514d, 0x01 }, + { 0x514c, 0x01 }, + { 0x514e, 0x01 }, + { 0x51c0, 0x00 }, + { 0x51c6, 0x00 }, + { 0x51cc, 0x00 }, + { 0x51d2, 0x00 }, + { 0x51d8, 0x00 }, + { 0x51c1, 0x81 }, + { 0x51c7, 0x81 }, + { 0x51cd, 0x81 }, + { 0x51d3, 0x81 }, + { 0x51d9, 0x81 }, + { 0x51c2, 0xec }, + { 0x51c8, 0xec }, + { 0x51ce, 0xec }, + { 0x51d4, 0xec }, + { 0x51da, 0xec }, + { 0x51c3, 0x00 }, + { 0x51c9, 0x00 }, + { 0x51cf, 0x00 }, + { 0x51d5, 0x00 }, + { 0x51db, 0x00 }, + { 0x51c4, 0x55 }, + { 0x51ca, 0x55 }, + { 0x51d0, 0x54 }, + { 0x51d6, 0x53 }, + { 0x51dc, 0x53 }, + { 0x51c5, 0x44 }, + { 0x51cb, 0x24 }, + { 0x51d1, 0x24 }, + { 0x51d7, 0x14 }, + { 0x51dd, 0x14 }, + { 0x51e0, 0x09 }, + { 0x51e2, 0x04 }, + { 0x51e4, 0x08 }, + { 0x51e6, 0x08 }, + { 0x51e1, 0x03 }, + { 0x51e3, 0x03 }, + { 0x51e5, 0x07 }, + { 0x51e8, 0x04 }, + { 0x51e7, 0x07 }, + { 0x51e9, 0x46 }, + { 0x51eb, 0x62 }, + { 0x51ea, 0x43 }, + { 0x51ed, 0x00 }, + { 0x51ec, 0x61 }, + { 0x51ee, 0x00 }, + { 0x5206, 0x80 }, + { 0x3110, 0x02 }, + { 0x3704, 0x02 }, + { 0x3704, 0x02 }, + { 0x4b20, 0x9e }, + { 0x4b18, 0x00 }, + { 0x4b3e, 0x00 }, + { 0x4b0e, 0x0e }, + { 0x4800, 0xac }, + { 0x0104, 0x01 }, + { 0x0104, 0x00 }, + { 0x4801, 0xae }, + { 0x0000, 0x00 }, + { 0x0037, 0x30 }, +}; + +static const struct hm1092_reg hm1092_start_streaming[] = { + { 0x0100, 0x01 }, +}; + +static const struct hm1092_reg hm1092_test_pattern_mode0[] = { + { 0x0601, 0x00 }, +}; + +static const struct hm1092_reg hm1092_test_pattern_mode1[] = { + { 0x0601, 0x01 }, +}; + +static const struct hm1092_reg hm1092_test_pattern_mode2[] = { + { 0x0601, 0x02 }, +}; + +static const struct hm1092_reg hm1092_test_pattern_mode3[] = { + { 0x0601, 0x03 }, +}; + +static const struct hm1092_reg hm1092_test_pattern_mode4[] = { + { 0x0601, 0x04 }, +}; -- 2.53.0