From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C628D48A2DB for ; Wed, 10 Jun 2026 20:35:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781123719; cv=none; b=SdalLCQYVoSBY/ApKRvV1MnGg1d/5dmP5GHsreOu02q8MEUCRMSs9Ox93I1o6K647qwhOgtkX5fLRhyMftODkfBJmDbHbeH+YVCJqrwmAUh8GyalscLiwTwrwxL4lrcJQKUtItpebCg3KEhevM+sCMNfBfqiQautOf8mRCidoio= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781123719; c=relaxed/simple; bh=8RKxR0hxfr6wm13GbICX0czxMc/i5q+wZsMjKm9dQKQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=vFPsdm5UNEjNvvCU2RRiCMqXFBJnyr7Dq/LLLjlYMtaDmYMwd9VcrzMg7o2LkF7RYPsDoGxPfQLQBy7BazDv0g/XrRyK4VyixDKlLZukkb/xGT3SQ4FiASgAUwYoBgCZ9TgE3bafwDKenCkzlDFq+IXhY/lUlifL60iFZ7jGbhY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre.com header.i=@baylibre.com header.b=pLk4Mefo; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre.com header.i=@baylibre.com header.b="pLk4Mefo" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-490b613a17bso70915265e9.3 for ; Wed, 10 Jun 2026 13:35:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre.com; s=google; t=1781123716; x=1781728516; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=l3Dc6zoyWnXEvMeETDcz4Z1/oT967FAbFkpJkYlcBjs=; b=pLk4MefoWK3I3VxmE1f9jdfB0MkhTnrJGmPk1kTOIfAE+tXid2/dzInwhyHOvrwV8t 4ihIQc5KW/G2q2Btmrzh9nRAwa3Dx7aGFxInYglZMA8g8Ku0MECUbEY7IONeTuZzO1qP kqvUpwXylBFuS1oGV+aCmHAxZmlzfhSsfwpkUpAJ1okWQ+iFQXIcv3jxSAEnChazzBeI qX62yDkDGpdiNivTARuSxaZE3eiLaK20B+m7ajW33bHmk+XOjMczIDSdtsleOvPBpm21 kUELPTRjw2n9ORSn8F7mM0gsy3d1j2/r6W+SnUrXcrORgCq7KZYCncCO06rPdS8sHqqg QjcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781123716; x=1781728516; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=l3Dc6zoyWnXEvMeETDcz4Z1/oT967FAbFkpJkYlcBjs=; b=dv30M9Zyy/x4FJKjY8lSXe3v95AOas1IkUjYFcZcNfleBbbrPYmChSUm9e+gc6pv0c Plv4vLX3XUbfCQehHirqku2R4CbGA5Qyf9XBCAmRzfH5eZ3mAn0R8ESDqZ4J9OH/vfiB DHyuN9sEvyx9hwmGcxj+ecxv1A6X/+dR6lSrXStvkzYMd0pVk1uBPe6NSxEUir/yGSUz rfafWYxd8y+jt6W/5SqXgMbTmMdCmCrHWH5T7t1+PnKRFV8ympk8gsmAchoPV30IWBQ0 A2Q+H5+2fW3eqEP3nw0ZPcJwrCb6KE/5qd/MiXWbS11qjMGMH1denGMp3N7+T9IxStoA yWIQ== X-Forwarded-Encrypted: i=1; AFNElJ/R81hALjrAVXjWrSKUzks6hQPwyomNqgvJNCp/KNyb40Dn+bCsKTcsUiH7MqXN3XZqyNCQth3pH6Px5aw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywwb9blckDVSbJ7NpAHkxpvlVycMNz6wNNfcMQc7a9yUdNU4wuu RNBM1h5k1n2HQhAjzIGm1fJLi1uThrgzNsfe8z+nU1MJUcw5xRt37tDlHFlTuJSDi9w= X-Gm-Gg: Acq92OERbuiVL5arMa7qXD0pcZmv8Nh4RaxYI/ZoBQlqCoVfe1Cmlx6Oo/p6iE1nKKu xMWQjlFNAuVcOybE44gpnmjJ1TBDlRlkHSI6q6LyMz4x1nnZqn+8SJwGhelUAjvlEcviNRcCdm+ VAhXvJSaxZQHG2cmzqEON6ZqqkHuzhOqkf2oh7rRwrOUNUqJXX7AubEQiOFGNiOWhKbyQuLdBdv 8ejMShEidiDI9QYBX+Bpz1FNe+PUheKj6ReLGeXUJN/0rm4cPihb451gmq0w+2lrgjc319ltdF5 4K3YCWCOJnThc7Eb26VxCRPqCLL/8ZWKhb4LN1LWhwQT+/T2TEGXDA4HX1MokhyGdePbX9BpelR SaDW/zcYRTwHHdgO00Zld1X/0MZdH2uD90o855Y7Zzqwkry5MWpyQpqW6EdM0Wo392ckOZKilqM VMXXbbw/wAZbPNtb2xN2/8C3ezboeT8mNfU79AXdGA7w== X-Received: by 2002:a05:600c:620b:b0:490:b9c3:6c48 with SMTP id 5b1f17b1804b1-490d7234fffmr107606225e9.29.1781123716245; Wed, 10 Jun 2026 13:35:16 -0700 (PDT) Received: from [192.168.0.2] ([2a07:7e81:7daa:0:202:c9ff:fe53:eda4]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490dc4715e4sm62390975e9.0.2026.06.10.13.35.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 13:35:15 -0700 (PDT) From: Angelo Dureghello X-Google-Original-From: Angelo Dureghello Date: Wed, 10 Jun 2026 22:35:10 +0200 Subject: [PATCH v5 05/10] m68k: mcf5441x: add CCR MISCCR2 bitfields Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260610-wip-stmark2-dac-v5-5-b76b83366d5c@baylibre.com> References: <20260610-wip-stmark2-dac-v5-0-b76b83366d5c@baylibre.com> In-Reply-To: <20260610-wip-stmark2-dac-v5-0-b76b83366d5c@baylibre.com> To: Greg Ungerer , Geert Uytterhoeven , Steven King , Arnd Bergmann , Maxime Coquelin , Alexandre Torgue , Jonathan Cameron , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko Cc: Greg Ungerer , linux-m68k@lists.linux-m68k.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-iio@vger.kernel.org, Angelo Dureghello X-Mailer: b4 0.15.2 From: Angelo Dureghello Add CCR MISCCR2 register bitfields. Signed-off-by: Angelo Dureghello --- Changes in v2: - add "iwyu" include for BIT and GENMASK - fix MCF_CCM_MISCCR2_PLL_MODE bitfield --- arch/m68k/include/asm/m5441xsim.h | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/arch/m68k/include/asm/m5441xsim.h b/arch/m68k/include/asm/m5441xsim.h index 9ce2cbb05316..ea01c7753b7b 100644 --- a/arch/m68k/include/asm/m5441xsim.h +++ b/arch/m68k/include/asm/m5441xsim.h @@ -8,6 +8,8 @@ #ifndef m5441xsim_h #define m5441xsim_h +#include + #define CPU_NAME "COLDFIRE(m5441x)" #define CPU_INSTR_PER_JIFFY 2 #define MCF_BUSCLK (MCF_CLK / 2) @@ -145,6 +147,21 @@ #define MCF_CCM_SBFCR 0xec090022 #define MCF_CCM_FNACR 0xec090024 +/* Bit definitions and macros for MCF_CCM_MISCCR2 */ +#define MCF_CCM_MISCCR2_ULPI BIT(0) +#define MCF_CCM_MISCCR2_FB_HALF BIT(1) +#define MCF_CCM_MISCCR2_ADC3_EN BIT(2) +#define MCF_CCM_MISCCR2_ADC7_EN BIT(3) +#define MCF_CCM_MISCCR2_ADC_EN BIT(4) +#define MCF_CCM_MISCCR2_DAC0_SEL BIT(5) +#define MCF_CCM_MISCCR2_DAC1_SEL BIT(6) +#define MCF_CCM_MISCCR2_DCC_BYP BIT(7) +#define MCF_CCM_MISCCR2_PLL_MODE GENMASK(10, 8) +#define MCF_CCM_MISCCR2_SWT_SCR BIT(12) +#define MCF_CCM_MISCCR2_RGPIO_HALF BIT(13) +#define MCF_CCM_MISCCR2_DDR2_CLK BIT(14) +#define MCF_CCM_MISCCR2_EXTCLK_BYP BIT(15) + /* * UART module. */ -- 2.54.0