From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pg1-f181.google.com (mail-pg1-f181.google.com [209.85.215.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C89D344023 for ; Sat, 13 Jun 2026 07:05:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781334332; cv=none; b=iRTLWoCKeUERa9UVtImpqpQFD8axF2jlzWihPMpoD54NQ32vSMTaz1ii+e/PmYPOpRBM2wjLMEo2TwyqgvjH+R7kyeZ0JxdyIK3bP1aMUisDGo3eEQUvkNmG1GSdh9kM6l+QjwtCVzaS3Z09GTps2eX4MJ9xbbQL/NeAcWCKerk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781334332; c=relaxed/simple; bh=qbuq70Uh3IaPAYxL6RvkUK6WcshvrLB9yDi84mUO810=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=AY+zcvuDJQsKKqifQBlxX0FtR1wBpliniLMBue8RVLTTw0LLLnH5BtkHvOe7FtNX3nEMwq4xMJ04bmm7lLLofP95o2c4fTPmv264+/0Y4ugP1lwX0xvVmBT21nibh6VtLigewaJLJZDimxgno10KYxwU9kYGvLMPi0f9EONooLM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mTVX8aGZ; arc=none smtp.client-ip=209.85.215.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mTVX8aGZ" Received: by mail-pg1-f181.google.com with SMTP id 41be03b00d2f7-c85a297d2d2so1061597a12.0 for ; Sat, 13 Jun 2026 00:05:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781334331; x=1781939131; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=whI/KzO8NNp1wQWQVAnpD6KQOZ6KFgZhU/Hu5Fa3ioA=; b=mTVX8aGZh6zblX6gH6N3bHwpYrTh9Q21pj12wRlYLDjvTBpc+D3r/yuN1+hE36gaDd WuzBEVXJW7TVhU333V2byidMfW9UL9KJ5z6N1CpdyGZC31RLQD7YGmP/NNUy0ETyPp7U fG9EKIwUcsYCes7Gha6JeBfQvAiOUbaZ66tb9qgVpq/MEuxlTYgsRdD5kotRHlVN25c+ k6gt+tVWqf1U8Zl6/XxVeZ8vHFTHwwBwK76i+COTaWTL1SnxjqlbBRYElTB1V/vha1br ciOeUqct9nx5+QUiPE0WZQnZKf9MAS/DXv3R4qiC5J+jCuuCa/kDigEvoJDJfYKRp/8U 8Yww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781334331; x=1781939131; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=whI/KzO8NNp1wQWQVAnpD6KQOZ6KFgZhU/Hu5Fa3ioA=; b=OTnlXuIidPofamdN9eWU5/zngL9VjndeHVacVzDN1/M24Z1I5VKWeKWh3y8JGb/A1S 5oiPuKaUIrKIzrIHoOcQjlmyFLEm6os/w4RtFqLlrwQOHbFkMiquAZUNIa18SnHC86cj ymU/HrV8YSjce78m8Nbcx/OsCZy7uSJthlbwrKj8y3tioHWuWWsyWc/vrsbfa9BUM5dd W5L4DZ96nNNfDvgiN5El5i56qVNjMiNd3BlxMOpDYjzViD4KeBX2/dGd4q5ULdJ47Rvd rXTbytKO8+xH6pnKQIEqA+F1d3Bk3hRyDxCHa49/fmr7b53Z/tQwTbonlz3LakplDeJY rFaA== X-Forwarded-Encrypted: i=1; AFNElJ8Pq5A/3FcvgyERrN0TKJHWGDoGALdxoB1YpBiFaa27sMk37B4Njm+qS0xt7yB+e/KNJKBjROXB9YbLBWA=@vger.kernel.org X-Gm-Message-State: AOJu0Yz6RXzfI1eIapF48U9ZNBEOYDg0yhBOPJeDjYF/8fd3QNUP+iUi vHikUwW83LBckiXGVI9LF8J3iN3yT9xa5kWI0uqFhzLRfhFoLZwVSgnI X-Gm-Gg: Acq92OEod+5Kzma6Yk3Pyy+Vygm7RvwyIw37qe85XQoueBga3xndkzuvTsNEYTMYGAp OUUtA8oJPCXhS7jqGdn0CEbV1Z5H7fqVuo0lLtnM5qrQXskkglCWaENKbYIrHusXcINQHsBEJWt VoJ8qFGFHm0b9CIeJwOrOIzfYK5jm/GCVUkQzRWOnbwnPWCjdlvVgsrIPCce8s6JSQzxf7lmDpm prl+yslTV3N3SjmwClehIDUBXcLoWygo6SwwIQjMqRlAg5uzTzF4sHIMdaIX6L1aN2U0IWd5SC8 7wgVJTyzjKM3dRYIYWP7YQOSjH9QW9ozl/DUKck3kQlruGYkkZPvoxIfF2d3zjUhUXsZtbkXKFF uFWbuG092wmAWCeTADoBw9kPCcGf6OpI9hii7Cindb7BAPSU1NsLuI0P/y2VpRw8BSYNaSVbAD5 Pdoj6nlwgHnJG3ZPgVOB4g0nxInQ6aDBtOWWIIL+FDY8hr X-Received: by 2002:a05:6a20:d04f:b0:39f:3ca8:a33b with SMTP id adf61e73a8af0-3b783bfcce1mr7416051637.17.1781334330831; Sat, 13 Jun 2026 00:05:30 -0700 (PDT) Received: from Black-Pearl.localdomain ([49.207.61.84]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c8665187d3fsm3611552a12.17.2026.06.13.00.05.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 13 Jun 2026 00:05:30 -0700 (PDT) From: Charan Pedumuru Date: Sat, 13 Jun 2026 07:04:11 +0000 Subject: [PATCH] dt-bindings: pwm: st,pwm: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260613-st-pwm-v1-1-458c2c89709a@gmail.com> X-B4-Tracking: v=1; b=H4sIAOoALWoC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE vPSU3UzU4B8JSMDIzMDM0Nj3eIS3YLyXF3DtNTElFSzZCBlrARUXFCUmpZZATYoOhbCLy5Nykp NLgHpVqqtBQAWIxEkagAAAA== X-Change-ID: 20260613-st-pwm-1feade6cfea3 To: =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Pal Singh Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.15.2 Convert STMicroelectronics STiH41x PWM/Capture controller binding to DT schema. Signed-off-by: Charan Pedumuru --- Documentation/devicetree/bindings/pwm/pwm-st.txt | 43 ----------- Documentation/devicetree/bindings/pwm/st,pwm.yaml | 90 +++++++++++++++++++++++ 2 files changed, 90 insertions(+), 43 deletions(-) diff --git a/Documentation/devicetree/bindings/pwm/pwm-st.txt b/Documentation/devicetree/bindings/pwm/pwm-st.txt deleted file mode 100644 index 19fce774cafa..000000000000 --- a/Documentation/devicetree/bindings/pwm/pwm-st.txt +++ /dev/null @@ -1,43 +0,0 @@ -STMicroelectronics PWM driver bindings --------------------------------------- - -Required parameters: -- compatible : "st,pwm" -- #pwm-cells : Number of cells used to specify a PWM. First cell - specifies the per-chip index of the PWM to use and the - second cell is the period in nanoseconds - fixed to 2 - for STiH41x. -- reg : Physical base address and length of the controller's - registers. -- pinctrl-names: Set to "default". -- pinctrl-0: List of phandles pointing to pin configuration nodes - for PWM module. - For Pinctrl properties, please refer to [1]. -- clock-names: Valid entries are "pwm" and/or "capture". -- clocks: phandle of the clock used by the PWM module. - For Clk properties, please refer to [2]. -- interrupts: IRQ for the Capture device - -Optional properties: -- st,pwm-num-chan: Number of available PWM channels. Default is 0. -- st,capture-num-chan: Number of available Capture channels. Default is 0. - -[1] Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt -[2] Documentation/devicetree/bindings/clock/clock-bindings.txt - -Example: - -pwm1: pwm@fe510000 { - compatible = "st,pwm"; - reg = <0xfe510000 0x68>; - #pwm-cells = <2>; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_pwm1_chan0_default - &pinctrl_pwm1_chan1_default - &pinctrl_pwm1_chan2_default - &pinctrl_pwm1_chan3_default>; - clocks = <&clk_sysin>; - clock-names = "pwm"; - st,pwm-num-chan = <4>; - st,capture-num-chan = <2>; -}; diff --git a/Documentation/devicetree/bindings/pwm/st,pwm.yaml b/Documentation/devicetree/bindings/pwm/st,pwm.yaml new file mode 100644 index 000000000000..2c10f54b5caf --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/st,pwm.yaml @@ -0,0 +1,90 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/st,pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics STiH41x PWM/Capture controller + +maintainers: + - Ajit Pal Singh + +description: + The STiH41x PWM controller supports both PWM output and input capture + functionality. It provides multiple PWM output channels for generating + variable duty-cycle waveforms, and multiple input capture channels for + measuring external signal periods and pulse widths. PWM output channels + and input capture channels are configured independently via + st,pwm-num-chan and st,capture-num-chan respectively. + +allOf: + - $ref: pwm.yaml# + +properties: + compatible: + const: st,pwm + + reg: + maxItems: 1 + + "#pwm-cells": + const: 2 + + pinctrl-names: + const: default + + clock-names: + items: + enum: [pwm, capture] + minItems: 1 + maxItems: 2 + + clocks: + minItems: 1 + maxItems: 2 + + interrupts: + description: IRQ line for the capture device. + maxItems: 1 + + st,pwm-num-chan: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Number of available PWM output channels. + minimum: 0 + maximum: 4 + default: 0 + + st,capture-num-chan: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Number of available input capture channels. + minimum: 0 + maximum: 4 + default: 0 + +required: + - reg + - compatible + - "#pwm-cells" + - pinctrl-names + - clock-names + - clocks + +unevaluatedProperties: false + +examples: + - | + pwm@fe510000 { + compatible = "st,pwm"; + reg = <0xfe510000 0x68>; + #pwm-cells = <2>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm1_chan0_default + &pinctrl_pwm1_chan1_default + &pinctrl_pwm1_chan2_default + &pinctrl_pwm1_chan3_default>; + clocks = <&clk_sysin>; + clock-names = "pwm"; + st,pwm-num-chan = <4>; + st,capture-num-chan = <2>; + }; +... --- base-commit: c425609d6ac4012c8bbf01ec2e10e801b1923a7b change-id: 20260613-st-pwm-1feade6cfea3 Best regards, -- Charan Pedumuru