From: Conor Dooley <conor@kernel.org>
To: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com>
Cc: Lee Jones <lee@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Paul Walmsley <pjw@kernel.org>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Alexandre Ghiti <alex@ghiti.fr>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org,
Min Lin <linmin@eswincomputing.com>,
Yulin Lu <luyulin@eswincomputing.com>,
Samuel Holland <samuel.holland@sifive.com>,
Darshan Prajapati <darshan.prajapati@einfochips.com>,
Pritesh Patel <pritesh.patel@einfochips.com>
Subject: Re: [PATCH 2/7] riscv: dts: eswin: add clock generator for EIC7700 SoC
Date: Mon, 15 Jun 2026 17:30:47 +0100 [thread overview]
Message-ID: <20260615-overshot-pellet-5e527a14133e@spud> (raw)
In-Reply-To: <20260615122016.1110206-3-pinkesh.vaghela@einfochips.com>
[-- Attachment #1: Type: text/plain, Size: 2251 bytes --]
On Mon, Jun 15, 2026 at 05:50:11PM +0530, Pinkesh Vaghela wrote:
> From: Pritesh Patel <pritesh.patel@einfochips.com>
>
> Add clock generator node for EIC7700 SoC.
> HiFive Premier P550 boards have 24MHz crystal oscillator to provide
> the input clock.
>
> Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com>
> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com>
> ---
> .../boot/dts/eswin/eic7700-hifive-premier-p550.dts | 5 +++++
> arch/riscv/boot/dts/eswin/eic7700.dtsi | 13 +++++++++++++
> 2 files changed, 18 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> index 131ed1fc6b2e..1fb92f0e7c55 100644
> --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> @@ -20,6 +20,11 @@ chosen {
> };
> };
>
> +&xtal {
> + clock-frequency = <24000000>;
> + clock-output-names = "xtal24m";
> +};
> +
> &uart0 {
> status = "okay";
> };
> diff --git a/arch/riscv/boot/dts/eswin/eic7700.dtsi b/arch/riscv/boot/dts/eswin/eic7700.dtsi
> index 430a210f01e6..a7ebb1115958 100644
> --- a/arch/riscv/boot/dts/eswin/eic7700.dtsi
> +++ b/arch/riscv/boot/dts/eswin/eic7700.dtsi
> @@ -4,6 +4,7 @@
> */
>
> /dts-v1/;
> +#include <dt-bindings/clock/eswin,eic7700-clock.h>
> #include <dt-bindings/reset/eswin,eic7700-reset.h>
>
> / {
> @@ -203,6 +204,11 @@ pmu {
> <0x00000000 0x0000000f 0xfffffffc 0x000000ff 0x00000078>;
> };
>
> + xtal: oscillator {
Sashiko feedback here on making this clk-<hz> or clk-<something> should
be implemented.
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + };
> +
> soc {
> compatible = "simple-bus";
> ranges;
> @@ -343,6 +349,13 @@ gpioD: gpio-port@3 {
> };
> };
>
> + clk: clock-controller@51828000 {
> + compatible = "eswin,eic7700-clock";
> + reg = <0x0 0x51828000 0x0 0x300>;
> + clocks = <&xtal>;
> + #clock-cells = <1>;
> + };
> +
> reset: reset-controller@51828300 {
> compatible = "eswin,eic7700-reset";
> reg = <0x0 0x51828300 0x0 0x200>;
> --
> 2.34.1
>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2026-06-15 16:30 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-15 12:20 [PATCH 0/7] riscv: eswin: eic7700: Add support for clocks, resets, pinctrl, HSP power domain, I2C and watchdog Pinkesh Vaghela
2026-06-15 12:20 ` [PATCH 1/7] riscv: dts: eswin: add reset generator for EIC7700 SoC Pinkesh Vaghela
2026-06-15 12:20 ` [PATCH 2/7] riscv: dts: eswin: add clock " Pinkesh Vaghela
2026-06-15 16:30 ` Conor Dooley [this message]
2026-06-16 11:53 ` Pinkesh Vaghela
2026-06-15 12:20 ` [PATCH 3/7] riscv: dts: eswin: eic7700: add pinctrl support Pinkesh Vaghela
2026-06-15 16:33 ` Conor Dooley
2026-06-26 6:01 ` Yulin Lu
2026-06-26 7:05 ` Conor Dooley
2026-06-26 8:42 ` Yulin Lu
2026-06-26 16:02 ` Conor Dooley
2026-06-29 9:40 ` Yulin Lu
2026-06-29 15:18 ` Conor Dooley
2026-06-15 12:20 ` [PATCH 4/7] dt-bindings: mfd: syscon: add ESWIN EIC7700 compatible Pinkesh Vaghela
2026-06-15 16:28 ` Conor Dooley
2026-07-02 16:21 ` Lee Jones
2026-06-15 12:20 ` [PATCH 5/7] riscv: dts: eswin: add hsp power domain Pinkesh Vaghela
2026-06-15 12:20 ` [PATCH 6/7] riscv: dts: eswin: add I2C controller support Pinkesh Vaghela
2026-06-15 16:35 ` Conor Dooley
2026-06-16 11:57 ` Pinkesh Vaghela
2026-06-16 15:31 ` Conor Dooley
2026-06-15 12:20 ` [PATCH 7/7] riscv: dts: eswin: add watchdog support Pinkesh Vaghela
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260615-overshot-pellet-5e527a14133e@spud \
--to=conor@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=darshan.prajapati@einfochips.com \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=lee@kernel.org \
--cc=linmin@eswincomputing.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=luyulin@eswincomputing.com \
--cc=palmer@dabbelt.com \
--cc=pinkesh.vaghela@einfochips.com \
--cc=pjw@kernel.org \
--cc=pritesh.patel@einfochips.com \
--cc=robh@kernel.org \
--cc=samuel.holland@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox