From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-dy1-f169.google.com (mail-dy1-f169.google.com [74.125.82.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCE693AF644 for ; Mon, 15 Jun 2026 06:50:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.169 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781506220; cv=none; b=BAmYl4fStb+BBf7Y33oE5MhrYFbZhZnp8mrmL20xHXxLtXg62kQO/mJTCgzNzA/AL9q2iGzoxRe9zBniW4pkT45Y2PRBUwaVScEGP3w4oHmiV8GcdfECfG+FX2IorDNttkgoIZvqt/jKkRuxbuRjLxR5p2SmwqUI6z5GZ6BG0Ko= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781506220; c=relaxed/simple; bh=Gh9vukGG0EkYLgIUTZAT1C0JDx5DzI9vsn6+Jijzi30=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ifi0cKBa36FBIiVeYCOFZ8TAGYxHbn0APSASiWWfjNMfCa8x7sDD0me+HiV0vvgX454K9Kqx9A+LXtfc+IfbquescjI1wMaJKYWzyyWa/KNPdqKMNrgZI46UnyJ34Yd/T0isQpgeoTcu5+dyRsqn13TdSQpuDzCHnx7y9kBBGS8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=U0GXFZU7; arc=none smtp.client-ip=74.125.82.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="U0GXFZU7" Received: by mail-dy1-f169.google.com with SMTP id 5a478bee46e88-304d7f31215so2728174eec.1 for ; Sun, 14 Jun 2026 23:50:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781506218; x=1782111018; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VJAMcsXbQ5jLlRv6m7LlcFvxZJca/ceaoDodoBDS/Yg=; b=U0GXFZU7C1LMsoJXtJThvBUv/CDyObTPL5wDMEF0h4bPwGJj0GTJl6YbZA45eWJttv DV8DYtGx2gY/JW3nsVMSu/fd9MqD6WH0zG7gOm8YUimJmRs0HxvfFUVstxnLiFY9MCxB K59dP+j3NljP5Q9Ji8CZvDZGO7kK6AJyvk0gyKKuqbCQh+iPt9YQo3E4G7rYyFOePzB3 Z7YsRFd8Uj/a4/0z955REhmou1Gbq0Zxf6Z65lqwHCoTslrKd5y8eTJuQhkfsrEqPs4q jFPhxxCxVptYiDyCHjbcPEbIwm14MWzpgpOPzNZZnJoIgO03ttEixqeR4b/iXfIIFBbP OgSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781506218; x=1782111018; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=VJAMcsXbQ5jLlRv6m7LlcFvxZJca/ceaoDodoBDS/Yg=; b=dH6iymDWZqspavaTGGuYxRQsN9kzbZfQMBqP8/94RHmGmjBVrn3X+78NJwnTg0u4FS vxUawdY7Slh9LPsjHyaSOkjhqU5L4mqE6FESrmZbypZPrZ7EA+HnWBwuQmrPXjatKuuh g/fLI8iSn3hdBF/Nkdt0Lr6p3lsR/mAfPcCZFCuhH/IM2NeqK1U5h12JFLGCmbX4FA95 /pPOnHrJq38S4gOJjsDF7lY5JtXKN1iacK0VxvBPejMUKC+62vVilod6xXbpzP2kbL3d brMpDfqbXWrA7SHH14KKpIWzNYuPCFiRUNfTPT9rt7YkJBN7EcQwPbV/nJS6JkuRTS2H Bs2A== X-Forwarded-Encrypted: i=1; AFNElJ9+mhngiYfsO+Nb5noMDfSm7Gu5olLi5VR2mgDNhTmpj+FuuJPNY1LqyiR01UwHbLKpG9O/1DEQN7xfU8k=@vger.kernel.org X-Gm-Message-State: AOJu0YwcV5QrfTah4fzkH7M4atLcs808pjZLtm2uvh3OY49YdBqK8y8C yneSh4yD2FmMopOvHJi4RYo6wm4Nhc+iqJhswmOOC0go+3qifowVot7y X-Gm-Gg: Acq92OH1mTsQGcR5KnhKUY75giRoSV4aJm/a95xf/Ihm9A5hF5bHan0lQOx2eNb1Dp3 WixKyBxhfk7YxyNBSeDmzTIWijeBWYHLhw2pgbOwNaq+e0JQDH2Ambym6WXq+w9U8lbHQW0pr+o Pl79OIwc22jNgisBIUrR4+LLLTNS3o9QTI5Pix00iBneJSFQERTF3rIK350By3zaPqk3aW5mc+a BWzJxlykcJefNtHGiY+Dev73KMcp55hcwd7/8TOPVPvvaUHJJOAw5907HunXUFoROOTK8KAFN3/ A7IRhRRLYYVrs9qbG5ME6ABaalOqP3vzMrvb/2EwCpYY+y6Q0Ar8i//SjdMYyMUL6G4x6qNAlB3 HULXGqX1PhY/WmRuLxlxver5mSvbxMUiJo2hH6EYMDlDhmbPqFOFAmZikowo7a9dCc3Tab7DKnr iJQ3RPAgHzUmKbjYSejffNICTcc4r9yJ0BMTu49iZcN0XgDA7EcWBA3xuukqZWDP09S4iSXomH/ 7Ss0R/KaTx8 X-Received: by 2002:a05:7300:4348:b0:2ea:ed70:3ea8 with SMTP id 5a478bee46e88-30820098f00mr7010291eec.29.1781506217988; Sun, 14 Jun 2026 23:50:17 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3081eb9a2e7sm13516812eec.30.2026.06.14.23.50.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jun 2026 23:50:17 -0700 (PDT) From: Joey Lu To: zhengxingda@iscas.ac.cn, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v4 2/6] drm/verisilicon: add register-level macros for DC8000 Date: Mon, 15 Jun 2026 14:49:59 +0800 Message-ID: <20260615065003.76661-3-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260615065003.76661-1-a0987203069@gmail.com> References: <20260615065003.76661-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add register-level constants needed by the forthcoming DC8000 (DCUltraLite) hardware ops: VSDC_DISP_IRQ_VSYNC(n) in vs_crtc_regs.h: bit mask for per-output VSYNC interrupt bits in DISP_IRQ_STA (0x147C) / DISP_IRQ_EN (0x1480), which are the IRQ registers used by DCUltraLite in place of the DC8200 TOP_IRQ_ACK / TOP_IRQ_EN registers. VSDC_FB_CONFIG_ENABLE (bit 0), VSDC_FB_CONFIG_VALID (bit 3) and VSDC_FB_CONFIG_RESET (bit 4) in vs_primary_plane_regs.h: control bits in the FB_CONFIG register used by DCUltraLite for framebuffer enable and per-frame commit handshake. No behaviour change for existing DC8200 platforms. Signed-off-by: Joey Lu --- drivers/gpu/drm/verisilicon/vs_crtc_regs.h | 1 + drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h | 3 +++ 2 files changed, 4 insertions(+) diff --git a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h index c7930e817635..d4da22b08cd5 100644 --- a/drivers/gpu/drm/verisilicon/vs_crtc_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_crtc_regs.h @@ -54,6 +54,7 @@ #define VSDC_DISP_GAMMA_DATA(n) (0x1460 + 0x4 * (n)) #define VSDC_DISP_IRQ_STA 0x147C +#define VSDC_DISP_IRQ_VSYNC(n) BIT(n) #define VSDC_DISP_IRQ_EN 0x1480 diff --git a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h index cbb125c46b39..67d4b00f294e 100644 --- a/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h +++ b/drivers/gpu/drm/verisilicon/vs_primary_plane_regs.h @@ -16,6 +16,9 @@ #define VSDC_FB_STRIDE(n) (0x1408 + 0x4 * (n)) #define VSDC_FB_CONFIG(n) (0x1518 + 0x4 * (n)) +#define VSDC_FB_CONFIG_ENABLE BIT(0) +#define VSDC_FB_CONFIG_VALID BIT(3) +#define VSDC_FB_CONFIG_RESET BIT(4) #define VSDC_FB_CONFIG_CLEAR_EN BIT(8) #define VSDC_FB_CONFIG_ROT_MASK GENMASK(13, 11) #define VSDC_FB_CONFIG_ROT(v) ((v) << 11) -- 2.43.0