From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DB2E40626F for ; Wed, 17 Jun 2026 13:32:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703141; cv=none; b=OKfBwtsZIX6c9FE7CE6mkKGzhT7vCFkJmGtFpaEU9gWiWcjJs6FVjPxASwGsMJkIrNGOVUIVsmc5CJfX5/1FI3i0u13aKbPaZnp3CXoKIDXLAHNVkGeft+27X3VDaYXgXqIAyVIHLRCRDSYu3mm9+b/2/VSjsHtcTAdjlZGXrYM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781703141; c=relaxed/simple; bh=Q/U2yDFLyWZwU8XHHIHioLhnMV9QliHA7sS1beu8q/w=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=cOg4AAv7RO2pKiGN12ES69F2Z3vZi219cyvpQnBnXMIZESGrRcYwiqSIB+vsTnRu8vMyOghxOeT7JMQPM/zjy+vtDeTQfQq/kUyPkxH71gYwP1tt0HiTcBd0nGpwhYaDiYXQHdaUS03iOYk/7/ApC+2wY0WwEQ6OCXPtFXNE4qo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=G2YZ+a+h; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="G2YZ+a+h" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-4921eed3fa2so39628065e9.0 for ; Wed, 17 Jun 2026 06:32:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781703139; x=1782307939; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=fFTX+AiRaMQbMH9lj/OuYWyjAe3WfpdoaTeBbXZUDPU=; b=G2YZ+a+h47oH9btEmux/BcqI4PxQFFjLnUMHol6jqveJmk4Y2z3WmzN6ajRFnXmb/R 3Ml9Qida+NIPreDxXF5OJfa4xAoCRZ1MJnbkmL9qv99Nz2bvLt5KRVzAbkmJNtr6YuYi 7SZAd39Wn6oYkdRrv2FchG4VNEWMLfeZ1s3GVlP40kZzvriW9WsYs1YPHbVahqbt1ZvE N6Qpk1cKgKc5VldMn2cQlfjrPPrhMz0cZLcCdRZx43QHCcrz4/OaRw00HdI4tpZDXIY1 LhIrTioauIZjxH7FnAZSRIfflfnSObi2LaDKcyiZCeghqFqPSdiG2bwU2gqS7HWO8iEh 1WUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781703139; x=1782307939; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=fFTX+AiRaMQbMH9lj/OuYWyjAe3WfpdoaTeBbXZUDPU=; b=K/s0futzC+7ObEoT6qGcXVE7aJXmcx3hy5BrrUaoz3b2cGf2EbiVqVG1mcXMeRzXtd n187Sgr4znYhXX3hUIuFjCblxfHQAaPBxKyn6jj7+MPl49Pus1vzajLwfMloELjt4vnv RMR5bBv02ECxKYkW1cujmzqcM7RMBwx1C99KMBVypdhUBxE5Uqfgr9wPo0+qPDACuOp1 nA7Xa5L7ReoraEQ9e2dFdr8W4cIkQaJSawe1X9/SkRqqXX6CslcZKrsaWH3JEYtAbh/z eHfgE7JfRR67fnrATirPOQ3cpwgY3cg2bCG1NeCGKtHu6UnMHuwBGmFsCm+bHA33ckra PDJg== X-Forwarded-Encrypted: i=1; AFNElJ864azM0gP1lD+46D4cSgPcJb9Pv8UKi9jFDD9YLe6wh5CNuSNCQZAxc+6Z/nf6de1gQHZl1teFfA0C25Y=@vger.kernel.org X-Gm-Message-State: AOJu0YyYZmEXvEQPPQ5BEH2OSv1ePIWuQ3s0IXhCFuEtVLiHPOfMC81f VT8UP2fwAIuTmShcMIgRqZ6r0TpnmjsGL8pIYxnLspVcGx2EUhSNeNpF X-Gm-Gg: Acq92OHXwEv5eDw9yDHq8dRYKxoC7otBiTSWsWaKhu+dCw3kedKJbQGKw9oIzk4QKGh pWUNQx8OQe7l+X0Khl01sOScpXLpmGWvU0ZiYg8jG3H/wg/gmS3D2jSrMSj1z90Gw0pe0rOPMWa 14zMiC2PywdJCVnhlvyWYcuDstyPPOyEDeysicXOx9bmCcgiI0YWW+9ZMIgvOvP72YkPhWp6pBK ErctqaAUMzgl1qgJ6UM+3VR6Vwu1wuVb5fWfL18KK1hdVUOHtAyacfzKbr2TqGdtxD4cBrx6par Fj4lkTEnjm9b5Iv9n8D+9THtS6bvrdsMECgZJq2zZMGiwMJj7dWv9bKsfatzNmBk6mePk/NdaeY m3dKKzA0bh+6joB8yL3Mshw4f4KSdSP2+dpaf4WElS01N0jRKvAPXbL6YBJFOucw8ukxMXvJ3uO zdZvMlI9yEwfYUDxmHn5W9qxs= X-Received: by 2002:a05:600c:8a1b:20b0:490:601f:d776 with SMTP id 5b1f17b1804b1-4923410091dmr42265145e9.3.1781703138441; Wed, 17 Jun 2026 06:32:18 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49230a0e9e4sm147795145e9.0.2026.06.17.06.32.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2026 06:32:17 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v6 0/4] arm64: dts: nuvoton: add NPCM845 SoC and EVB support Date: Wed, 17 Jun 2026 16:32:08 +0300 Message-Id: <20260617133212.287768-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable This series fixes the remaining timer binding issue and adds device tree support for peripherals on the Nuvoton NPCM845 SoC and its Evaluation Board (EVB). The first patch drops the undocumented timer0 clock-names property. The second patch reorders timer0 and PECI so the APB child nodes stay in ascending unit-address order. The third patch introduces peripheral nodes for Ethernet, MMC, SPI, USB, RNG, ADC, PWM-FAN, I2C, and OP-TEE firmware in the NPCM845 SoC device tree. The fourth patch enables these peripherals for the NPCM845-EVB, adding MDIO nodes, reserved memory, aliases, and board-specific configurations such as PHY modes and SPI flash partitions. The NPCM8XX device tree was tested on NPCM845 evaluation board. This series depends on: https://lore.kernel.org/all/20260610121822.2524634-2-tmaimon77@gmail.com/ https://lore.kernel.org/all/20260610121822.2524634-3-tmaimon77@gmail.com/ https://lore.kernel.org/all/20260610121822.2524634-4-tmaimon77@gmail.com/ Addressed comments from: - sashiko-bot Changes since version 5: - Add no-map to the tip_reserved firmware memory region. - Drop the unsupported snps,eee-force-disable property from gmac1. - Rework the FIU0 boot flash layout into nested fixed-partitions under the bmc container. - Keep patches 1-3 unchanged.=0D =0D Changes since version 4:=0D - Split the timer0 clock-names cleanup into a separate first patch.= =0D - Remove nuvoton,sysgcr from udc8 and udc9.=0D - Rename apb: bus@f0000000 back to apb.=0D - Rename spix-mode to nuvoton,spix-mode.=0D - Keep cooling-levels as 32-bit cells while encoding fan-tach-ch=0D as /bits/ 8.=0D =0D Changes since version 3:=0D - reomve tmp100.=0D =0D Changes since version 2:=0D - Fix dts warning=0D - Arrange node order by ascending unit address.=0D =0D Changes since version 1:=0D - Fix commit message=0D - Fix dtbs_check warnings.=0D Tomer Maimon (4): arm64: dts: nuvoton: npcm845: Drop redundant timer clock-names arm64: dts: nuvoton: npcm845: Reorder timer0 and PECI nodes arm64: dts: nuvoton: npcm845: Add peripheral nodes arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 721 +++++++++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 417 ++++++++++ .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 11 +- 3 files changed, 1130 insertions(+), 19 deletions(-) --=20 2.34.1