From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36D1C39E6F1 for ; Sat, 27 Jun 2026 10:02:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782554527; cv=none; b=At2CqSpWe5t1NdQnweROkepyUk5YwtZH0pRCNIK0wyEGtQS84XwSKNCmfI/Dzd5J9nZU3Wsn9S09Kw80ModkvCEBTTW0Wo9BwSDg11/cUK473E51hbFglc+UYV0umEFyoXzuWgrTbCejSUThYVZJLsTebk+znpDKfXdTiha1Cp8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782554527; c=relaxed/simple; bh=8/1IuqBe4X7zrf2GRbXPv19z3hY0arsbmbe0f0rQT1o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=q26wEPlo65SbKdMdbQa3rSmA5i8t/AIn2VFNqRfqFnTso59LbmCwDkcs+rJC0KEnKBcdLn60rdZJm4iNaiiDNzquUpai0C/5K/H0z12QRSJHEEKGGYS8k7j3Vx1+0fIXo5MLTKVQCDEE22Mwe9HYHlI4c4SGNvYtWbOCEGJp6co= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KsBLfEFy; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=O/RQ1WAl; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KsBLfEFy"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="O/RQ1WAl" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65R9aNJH709750 for ; Sat, 27 Jun 2026 10:02:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= a+jsm1R9qsLDeP+vmyatEqU6qZ9XNXrO12lpSjitEDU=; b=KsBLfEFyy5e6wFSF Vh0tAtgRdWJRaGtSu6OMOv82xwd9EbFPbaKQasUXygzJffatLtJ7YAXiCwHtWj7M YymLGQsuaSeszMH5OcRkQaWyIErN+6YfDSymWjCQ7Owks6+JRNPvnUvpcYWIy+Bm X0oxdDiA02ABN6xGTUyPWhcaOmCGHHgy8O5stwfKGWBstpxwJQFQQqrlRJRI5CE0 igcEf4T86g4N4W4e5QO6MrrlyzQdO0XnAKThpcx3NVb8LoK9kjU5cZZsWJbQhZiy eUd0fivAY7xvSzKGjfMEMaLhyrLbJBRqdQ5BvF5NHH618QX+CKX+Ufe17MYYk3xN Jgo51Q== Received: from mail-dl1-f70.google.com (mail-dl1-f70.google.com [74.125.82.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4f270a0jc0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 27 Jun 2026 10:02:05 +0000 (GMT) Received: by mail-dl1-f70.google.com with SMTP id a92af1059eb24-139b74d67e0so5978435c88.1 for ; Sat, 27 Jun 2026 03:02:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1782554525; x=1783159325; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=a+jsm1R9qsLDeP+vmyatEqU6qZ9XNXrO12lpSjitEDU=; b=O/RQ1WAlXzHWLW0Pgp/n2jK9ztfLp1NaUuH6Hi0QKa10ZX/S1DArglo8LTLeSeaR3L 4vP1i40Rvtq6SUtDltaiqw7N3Zac7xRPmlcBKfLo1IakVVq2S8j+c7o/ImprUOLkZzPE 7ffSRR1Pl3enuk2rxcNJ/RZx7vgf2dMZ1s6jZexDwz7F/cu6AuSPLrfASPg8D9BnSIX1 jib1R+YVOyBMC0qlpKSY5CIZtoZKUAJLsJjNsOELbbT+b4aGWI5mJuPn8WDlw/aQBguf MEockAY+mvFk+M+7pD23Et7IhIYF0p+EwcWTZTKBT3srML6lLXnn5UAx/nzqkiL/eiQd O+6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782554525; x=1783159325; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=a+jsm1R9qsLDeP+vmyatEqU6qZ9XNXrO12lpSjitEDU=; b=OQFbN7rciovbmQsVRhMzVQVp/g/N/ExNTbWkWwHZndhSITMmZH+KBAMa+v4ILF4eGY /Sv94envBySXpBpXE5QzGuYZf1qyLRwB6aLO3HM9wf1QsKFUL0hhlFwFufJagSgITs51 2R3UjJ95R/Tdi4mYi2wmVhHKVB7ZQ/SgnmgibiT62DP659KMukY8weihOekyoEC+CZMh j0fM39xe9qb5G6wsXUnP82x4/d1KkBZm2EegYD9y9Wu4YOXy0jcMWblWCtlmEptE41yl UF5pR7oMKkveP76u8r7ThbvxIFGndB/KMN16y4av30sp0J9OK2AaGmLMV9s96pZho8ea nFcQ== X-Forwarded-Encrypted: i=1; AFNElJ/WZWB/h0iS1mUaTT5bjtVIDi4jh3nCGYs23Sej9lDUcX5PUICBNv8rf/Raw8z6kFPRsWDPemsUYSVDxmw=@vger.kernel.org X-Gm-Message-State: AOJu0Yz81qenoSuS9wbcmIKQ220ondvzPqWcLVwCpuqtv+b79qzWfRsF awYeQpnbp73mmYAgQVdIjKl2YSmhHBMFcWEuz7JTObLGxKqok5MZHzcuisegant/YizI2x8dU2S c+8v75fLAQ0W55sFHaczpNCZ0zCh/gqEopuA3sLrW4o/2MOHXxiTn/zO3eozH+BmRLg9HCVYMCN Y= X-Gm-Gg: AfdE7clYOV8bqPj9U+aqHAL2MTbNZ1gn+ArvGEXV5LqOW1KV+Vo502z8PgNJa/tFGoK k3w1yeMNsEqL1Z+jJXbqEpTWFjEOrvSysLNCsFugX5ouCQn3Z8LZPVPIYuTw+YDbngrjvf0+MM0 8Bpla1znCp5FRLN9gGXM1xdNfKopho88mFFlVloL1likn3HX5ig9RPx41neJezPHSQ4kC9koNVq Gq616BoJ9eYKKlmM6+7DI9prb/NipGuzLXDdvgsq9efLsXTPhJLk+yk2A2nbiv8BkOHBH9lcERA tNvQdZTFDRdoNDDBySvMv1K8X3jTyzqmzKJ+HFfNRp0u9mREsTVH3KB39s0JgZ4mjaCKIlJq9BD Q+yLMJ1ppNPzgKnaZZAsgogFThoQsy/o9UsLj1A== X-Received: by 2002:a05:7022:6b9d:b0:12d:de3e:86a8 with SMTP id a92af1059eb24-139eb5253acmr2938517c88.38.1782554524556; Sat, 27 Jun 2026 03:02:04 -0700 (PDT) X-Received: by 2002:a05:7022:6b9d:b0:12d:de3e:86a8 with SMTP id a92af1059eb24-139eb5253acmr2938500c88.38.1782554524022; Sat, 27 Jun 2026 03:02:04 -0700 (PDT) Received: from hu-naala-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-139d90e95c6sm38446568c88.11.2026.06.27.03.02.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 27 Jun 2026 03:02:03 -0700 (PDT) From: Nabige Aala Date: Sat, 27 Jun 2026 15:31:35 +0530 Subject: [PATCH 1/5] arm64: dts: qcom: shikra: Add MDSS display subsystem Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260627-shikra-dt-changes-v1-1-449a402673d0@oss.qualcomm.com> References: <20260627-shikra-dt-changes-v1-0-449a402673d0@oss.qualcomm.com> In-Reply-To: <20260627-shikra-dt-changes-v1-0-449a402673d0@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, arpit.saini@oss.qualcomm.com, mohit.dsor@oss.qualcomm.com, Nabige Aala X-Mailer: b4 0.16-dev-d5d98 X-Developer-Signature: v=1; a=ed25519-sha256; t=1782554515; l=6760; i=nabige.aala@oss.qualcomm.com; s=20260520; h=from:subject:message-id; bh=8/1IuqBe4X7zrf2GRbXPv19z3hY0arsbmbe0f0rQT1o=; b=oy8zDPdC8RkOvf3C94UuXn1Otgt8zcmzA08VL2Aw6Wbkb02bm9FEkyi4GdR+CCcxhfOHTJBxe c5M/zrFl/H/CGth1z+JFtVJZXUfMguhqygZNqQ554c0HYVsH4WdD8Wa X-Developer-Key: i=nabige.aala@oss.qualcomm.com; a=ed25519; pk=PYHJom8sPos1IGkrbCCsWiE7XTBQrQZd9jzAo051tgw= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjI3MDA4NiBTYWx0ZWRfX30NPQx8PXYGx GRasnBFDrv7GzJ0ERr7JdurZElDjppwUUUdcJgc3Kclido6vJlloQ4wKglIxWhR0Bet3YKLoxcg KimN5K3uXAoWCuIw4kZIgnUpWwCLWZfYlIlcDIF4VqS5DPbJZjxtTEBM6/sBDZFvRGkDKb3hP0t XuJKJ+aJSaM9jFbkKQVzVRAc7qixy3MT56AAo/Sg6DxY912G10gOjrb+E1xZfsP1J3KivgMR9ZA U6XPT2P038Z+fZeXkMvt5HLNmg1Sh6SNIyBktJfW7aMFp5+y9kM4ugoaYLrqF97UUYSxLiP34r7 ejepPxxPvR4mzeWc6DxOBFUBhKYFcuka/lmDR3U7SdXp3XJpS8lxvjh1S00CX1n4hBQWNhKELsR i/JXKN1a1oRjRreTZoOSM3VVOGDJ0gs6Ib/ZkDyOPB8VvmMZoKk/KjRf9r7i2+intffxA8nhcZp zLJs07W4EOEUnZQhOfw== X-Proofpoint-Spam-Info: AW1haW4tMjYwNjI3MDA4NiBTYWx0ZWRfX0APVcE0pqdZ6 +ALbj2XRNFCjH9p8JvseTbYdhY1x+KVE//aw2HHri+3LUNYWxFZY40eJRjSKpwIiiHtVUkXD71W R6pU6/gsfKDFaLqrlaAmJAYUSdgFHZE= X-Proofpoint-GUID: 9l328jRZ7GRphkqZXxkrzq_8U3A-Vb6g X-Proofpoint-ORIG-GUID: 9l328jRZ7GRphkqZXxkrzq_8U3A-Vb6g X-Authority-Analysis: v=2.4 cv=Fe4HAp+6 c=1 sm=1 tr=0 ts=6a3f9f9d cx=c_pps a=SvEPeNj+VMjHSW//kvnxuw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=t9ZUqVEILTzBR0fHAzoA:9 a=QEXdDO2ut3YA:10 a=Kq8ClHjjuc5pcCNDwlU0:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-27_01,2026-06-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 adultscore=0 lowpriorityscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2606270086 Add the SoC-level display subsystem nodes for Shikra: MDSS wrapper, DPU display controller, DSI host controller, and 14nm DSI PHY. Shikra uses DPU 6.5 hardware (same as QCM2290). Platform-specific compatible strings are used as the primary match with QCM2290 fallbacks to reuse the existing driver support. The dispcc clock inputs for the DSI byte and pixel PLLs are wired from mdss_dsi0_phy. Signed-off-by: Nabige Aala --- arch/arm64/boot/dts/qcom/shikra.dtsi | 203 ++++++++++++++++++++++++++++++++++- 1 file changed, 201 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qcom/shikra.dtsi index e67fe047a683..3c8eda0a518b 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -4,6 +4,7 @@ */ #include +#include #include #include #include @@ -1990,6 +1991,204 @@ gpucc: clock-controller@5990000 { #power-domain-cells = <1>; }; + mdss: display-subsystem@5e00000 { + compatible = "qcom,shikra-mdss", "qcom,qcm2290-mdss"; + reg = <0x0 0x05e00000 0x0 0x1000>; + reg-names = "mdss"; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + + clocks = <&gcc GCC_DISP_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names = "iface", + "bus", + "core"; + + resets = <&dispcc DISP_CC_MDSS_CORE_BCR>; + + power-domains = <&dispcc MDSS_GDSC>; + + iommus = <&apps_smmu 0x420 0x2>; + interconnects = <&mmrt_virt MASTER_MDP_PORT0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_DISPLAY_CFG RPM_ALWAYS_TAG>; + interconnect-names = "mdp0-mem", + "cpu-cfg"; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + status = "disabled"; + + mdp: display-controller@5e01000 { + compatible = "qcom,shikra-dpu", "qcom,qcm2290-dpu"; + reg = <0x0 0x05e01000 0x0 0x8f000>, + <0x0 0x05eb0000 0x0 0x3000>; + reg-names = "mdp", + "vbif"; + + interrupt-parent = <&mdss>; + interrupts = <0>; + + clocks = <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names = "bus", + "iface", + "core", + "lut", + "vsync"; + + operating-points-v2 = <&mdp_opp_table>; + power-domains = <&rpmpd QCM2290_VDDCX>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu_intf1_out: endpoint { + remote-endpoint = <&mdss_dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-19200000 { + opp-hz = /bits/ 64 <19200000>; + required-opps = <&rpmpd_opp_min_svs>; + }; + + opp-192000000 { + opp-hz = /bits/ 64 <192000000>; + required-opps = <&rpmpd_opp_low_svs>; + }; + + opp-256000000 { + opp-hz = /bits/ 64 <256000000>; + required-opps = <&rpmpd_opp_svs>; + }; + + opp-307200000 { + opp-hz = /bits/ 64 <307200000>; + required-opps = <&rpmpd_opp_svs_plus>; + }; + + opp-384000000 { + opp-hz = /bits/ 64 <384000000>; + required-opps = <&rpmpd_opp_nom>; + }; + }; + }; + + mdss_dsi0: dsi@5e94000 { + compatible = "qcom,shikra-dsi-ctrl", + "qcom,qcm2290-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg = <0x0 0x05e94000 0x0 0x400>; + reg-names = "dsi_ctrl"; + + interrupt-parent = <&mdss>; + interrupts = <4>; + + clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 = <&dsi_opp_table>; + power-domains = <&rpmpd QCM2290_VDDCX>; + phys = <&mdss_dsi0_phy>; + + #address-cells = <1>; + #size-cells = <0>; + + status = "disabled"; + + dsi_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-19200000 { + opp-hz = /bits/ 64 <19200000>; + required-opps = <&rpmpd_opp_min_svs>; + }; + + opp-164000000 { + opp-hz = /bits/ 64 <164000000>; + required-opps = <&rpmpd_opp_low_svs>; + }; + + opp-187500000 { + opp-hz = /bits/ 64 <187500000>; + required-opps = <&rpmpd_opp_svs>; + }; + }; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + mdss_dsi0_in: endpoint { + remote-endpoint = <&dpu_intf1_out>; + }; + }; + + port@1 { + reg = <1>; + mdss_dsi0_out: endpoint { + }; + }; + }; + }; + + mdss_dsi0_phy: phy@5e94400 { + compatible = "qcom,dsi-phy-14nm-2290"; + reg = <0x0 0x05e94400 0x0 0x100>, + <0x0 0x05e94500 0x0 0x300>, + <0x0 0x05e94800 0x0 0x188>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names = "iface", + "ref"; + + power-domains = <&rpmpd QCM2290_VDDMX>; + required-opps = <&rpmpd_opp_nom>; + + #clock-cells = <1>; + #phy-cells = <0>; + + status = "disabled"; + }; + }; + dispcc: clock-controller@5f00000 { compatible = "qcom,shikra-dispcc", "qcom,qcm2290-dispcc"; reg = <0x0 0x05f00000 0x0 0x20000>; @@ -1997,8 +2196,8 @@ dispcc: clock-controller@5f00000 { <&rpmcc RPM_SMD_XO_A_CLK_SRC>, <&gcc GCC_DISP_GPLL0_CLK_SRC>, <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>, - <0>, - <0>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, <0>, <0>, <&sleep_clk>; -- 2.34.1