From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3472A3B14DD for ; Sun, 28 Jun 2026 19:59:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782676777; cv=none; b=t9tfkMoWVma3sxnzvb+JebFKSg0e8dOT+tAO8iq2pvQ1PMugmS1fZ7j0rde8+v9SiCsoG2VVIqZRw2NX+x5cOvIN5+dU+bc7MUdhRc7gJuzxyhZIXomNXUNsayv/yfs0vNBgk0HThtT35sK1oFy2e05uyq5vs3MhrJ326NhFJQE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782676777; c=relaxed/simple; bh=NUB48ndcBSC7Ql+9ErLJGKl+bUYndI+kIo+Q247H8Ac=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OWyVftNQ/IomYwnNGO8OCI2ZT9q5LqSnrgqXMyR6Lmrw1TIw+1G7BDdpilFd6DRgWhkJxsDdzALs/z+SLVI0PAcxaoFyWe0i56jPbRK9yfqk55qBq0t/1VBE+Sv7u6CKYijyxBBEqHzL/r5A4cDvtc4EOIYOuu12/U/8Tvn7vYk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lfew5TCR; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lfew5TCR" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-49270caa5c0so19289035e9.3 for ; Sun, 28 Jun 2026 12:59:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782676774; x=1783281574; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=97z+nGMjpObnX+kHQEl/mwC7gPI6pvLkyhFQtl49zRI=; b=lfew5TCR62gfvJk2hEPEcsEWMOs+qjrU3AhOCT7C4sS9oZdYIu2mrtHvVbbU+pDRac AA4TdATwTTMINHN91NhDoXi9m3WiwSfeGrCg5Qz2ULl3iLQSKh+bBenquTIqFsk552Xg n09BRsbLctHHKTKI+aVuzSBDvKE5ZKdgblMGOKjp+pK4R29YwpLVh6VQi3fS0gXxkw7D pe1yw6Q9bQRoX54sDeROKp68p7zd/tS3iaUadepqiLQNyU3fltiIclW0gi4LS8ESiJiN Xwz7wZ9+q5Q5NXi9Os/mF6GBAIGRBAylMf9tUSaLi2LkDNaAaDZcE956glLRMTKz9zGY zx0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782676774; x=1783281574; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=97z+nGMjpObnX+kHQEl/mwC7gPI6pvLkyhFQtl49zRI=; b=DcCdCJ/MOESIeRc7maohSTaqivVyWbU6IyXCqiQU7KEt6v7WxU0PPtjof1c9520QiN WRG9EArE8eDTGw0UhGp+HErVswgHyEh+PyBemIuHO0YjwstteTsGsr560sEra0jSZwOT XFklI11AT5IAyms1NCgLIh8vIGNnR8tB0iIF4xEcRk0YLAgzTIaTIb+B1FPtGO+wa/XX aNcUwuHYMAcCu4ac+DK6Ck7SFgMxn7eurqAzYoE0/QImb93w3/kU7OgGXi74Mpl8qku8 O0kGhKd8Pej3ifnXeDK0de19bSzRL3a8B+nGKWWyWuBCnmk57Qxz1d0foP2Y0Yba4CV1 YOcA== X-Forwarded-Encrypted: i=1; AFNElJ+c2maHC+Vws8nPlIv6/Faa3K22hXvGFoi5WN7KKsR6NJ8igP/MOS6eEudzOAn7Pf6gJHEeR1DTYdQBHso=@vger.kernel.org X-Gm-Message-State: AOJu0YyHnwDExCSog+1g6AnZP60DI7yEGK4RxMWFnpl3PijpCAfxIgJE IjLiwI/iK1Do8/NxZJnYjLdkrvpIvX4b9BGGexHoy88K1T7Vlt0ARjej X-Gm-Gg: AfdE7clsyKd3dcltAIGsCwlogxf+Y/pcC2gkwD3sC4Ti0OP0lhXYG+vLtEoXBgtdnqz DIKOXgSIZs8bR88NkaNCU/AMy0oD6f2a4egYmLqPTvDpoPy/smidiaqDxPwdnOBPVtvrgmkdbF2 C0W7MSzniLuU/4imTOIwhUjFFE84cI4fQqQ6xJ2JP1VopqOByaUJM/9FA2kgz1RLThA3KeGTR0m mAMx0xo8M4C/ClxGApZs4Chp2W6TECF1eyHWk8KrivMR2lTpj/ZeFh/Ol8r0U+4gOs78IiDluMY nwsYu10om1yZK1eA4K2+3eam72yjCLUBdSw6H7Z3wNvlwO9SfOZZuFixnHi3EI5ZrrwOBUXo0Jt WjtCbrsYZqo5Cj6vamCfF5bdmHha6hzHWySxmVAJJmDpxauVFmG7Xu/70nnL41q/8cZ0wkp0VDX bc9jtREX22RRTRADda6V49K13hhjcVwPsZgw== X-Received: by 2002:a05:600c:4f8f:b0:493:a75e:cf2e with SMTP id 5b1f17b1804b1-493a75ed171mr46238335e9.25.1782676773558; Sun, 28 Jun 2026 12:59:33 -0700 (PDT) Received: from [192.168.0.2] ([197.250.51.120]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-493ae96c85fsm15133505e9.5.2026.06.28.12.59.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Jun 2026 12:59:33 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Sun, 28 Jun 2026 22:58:59 +0300 Subject: [PATCH RFC v5 04/12] mfd: zx297520v3: Add a clock and reset MFD driver. Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260628-zx29clk-v5-4-79ff044e4192@gmail.com> References: <20260628-zx29clk-v5-0-79ff044e4192@gmail.com> In-Reply-To: <20260628-zx29clk-v5-0-79ff044e4192@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5289; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=NUB48ndcBSC7Ql+9ErLJGKl+bUYndI+kIo+Q247H8Ac=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqQX0UuQcg/a4haB0tB3jD0iCDi5CETg6CWFhq8 ijdX/m3GjWJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCakF9FBsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKvFQ/+Nv+IW2StkA6RatscGBd/vKf6OWHd5Vt Hq3Rzdkm0a2H00bW/NSmvPrAu97MVixe8HJR1jR8SVW4oqwzCn064HHGh0HwrofFuMo/5QXo5Lh rzbRaGLvui1TrRiclgs17eGWkysnAolqYs9GaXXqBuWvAHTJyK/fzCGuFlY4Mf04vrP+eA8F7ux CeN8Ij2ebsypJsKyZuVtaMBIcLQYSHfmJhn4Nl41Czbwn5kU4DObbGQPf4u9VZq/CdeUI9KafsZ EcQew9xYFEp0POiEwd4dx2dZ04sF+0VQhELx6mxTeIFIdQaZxKKxVwidi//RPaa0ApyrnnxEXjY WvKINXr6XUAdyB1smw2ADnlL3Au6JF+//Q6VtsAJkipoqz1L7zSDZmFRnaB5bUDqv0WK/aJs/8p jGN8DGCQs6LiF9xBMM3emViQbeH6rXQIMVZO1EFqZv2TE3f7Tl+ICuSgte9zsLYNvCgQdaHla+M LARCN0UAl9tTVtRFr06YYPV+dONXq71xfraKGJK04drYmnWCxkjxSWtaik9AtJSoAde1hHFcWFE m47rvGJlunRTFIf2KLjeElqb1krXzVjzDGl5G74bcnrmKMstSJy5x+Vtxv64aygFz8ulT0aPWha 4UDRJ4mkXINFG3RH64eCAdA45htv2yW+LCxwRxnfemEsN1Sc5Gvw= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This driver registers child devices for the zx297520v3 clock and reset controllers. The clk-zx297520v3 and reset-zte-zx297520v3 submitted in the next patches will drive the respective functionalities. Signed-off-by: Stefan Dösinger --- Changes v5: Use MFD instead of Aux bus for top and matrix crm because of extra functionality: Reboot in top, hwlock in Matrix. LSP clocks stay with the aux bus and are thus not handled in this driver. The clk driver will bind directly to the lspcrm node. --- MAINTAINERS | 1 + drivers/soc/Kconfig | 1 + drivers/soc/Makefile | 1 + drivers/soc/zte/Kconfig | 20 +++++++++++ drivers/soc/zte/Makefile | 3 ++ drivers/soc/zte/zx297520v3-crm.c | 76 ++++++++++++++++++++++++++++++++++++++++ 6 files changed, 102 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index ee585982b859..57af566030db 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3871,6 +3871,7 @@ F: Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml F: Documentation/devicetree/bindings/soc/zte/ F: arch/arm/boot/dts/zte/ F: arch/arm/mach-zte/ +F: drivers/soc/zte/ F: include/dt-bindings/clock/zte,zx297520v3-clk.h F: include/dt-bindings/reset/zte,zx297520v3-reset.h diff --git a/drivers/soc/Kconfig b/drivers/soc/Kconfig index a2d65adffb80..5cc1ade4ce52 100644 --- a/drivers/soc/Kconfig +++ b/drivers/soc/Kconfig @@ -31,5 +31,6 @@ source "drivers/soc/ux500/Kconfig" source "drivers/soc/versatile/Kconfig" source "drivers/soc/vt8500/Kconfig" source "drivers/soc/xilinx/Kconfig" +source "drivers/soc/zte/Kconfig" endmenu diff --git a/drivers/soc/Makefile b/drivers/soc/Makefile index c9e689080ceb..63b3f340256c 100644 --- a/drivers/soc/Makefile +++ b/drivers/soc/Makefile @@ -37,3 +37,4 @@ obj-$(CONFIG_ARCH_U8500) += ux500/ obj-y += versatile/ obj-y += vt8500/ obj-y += xilinx/ +obj-y += zte/ diff --git a/drivers/soc/zte/Kconfig b/drivers/soc/zte/Kconfig new file mode 100644 index 000000000000..1016fb99cf73 --- /dev/null +++ b/drivers/soc/zte/Kconfig @@ -0,0 +1,20 @@ +# SPDX-License-Identifier: GPL-2.0-only + +if ARCH_ZTE || COMPILE_TEST + +menu "ZTE SoC drivers" + +config ZTE_ZX297520V3_CRM + tristate "ZTE zx297520v3 Clock and Reset Manager" + select MFD_CORE + default SOC_ZX297520V3 + help + Say yes here to enable the driver for the ZTE zx297520v3 clock and + reset manager MFD driver. This driver provides the host device for + the clock and reset drivers and is required to boot the SoC. You + will also need to enable CLK_ZTE_ZX297520V3 and RESET_ZTE_ZX297520V3 + to build the actual clock and reset submodule drivers. + +endmenu + +endif diff --git a/drivers/soc/zte/Makefile b/drivers/soc/zte/Makefile new file mode 100644 index 000000000000..090ba8aa06c1 --- /dev/null +++ b/drivers/soc/zte/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0-only + +obj-$(CONFIG_ZTE_ZX297520V3_CRM) += zx297520v3-crm.o diff --git a/drivers/soc/zte/zx297520v3-crm.c b/drivers/soc/zte/zx297520v3-crm.c new file mode 100644 index 000000000000..bf5a71bc7706 --- /dev/null +++ b/drivers/soc/zte/zx297520v3-crm.c @@ -0,0 +1,76 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2026 Stefan Dösinger + */ + +#include +#include +#include +#include + +struct zx297520v3_crm_data { + const struct mfd_cell *cells; + unsigned int num_cells; +}; + +static const struct mfd_cell zx297520v3_topcrm_devs[] = { + { + .name = "zx297520v3-topclk", + }, + { + .name = "zx297520v3-toprst", + }, + { + .name = "zx297520v3-reboot", + .of_compatible = "syscon-reboot", + }, +}; + +static const struct zx297520v3_crm_data zx297520v3_topcrm_data = { + zx297520v3_topcrm_devs, + ARRAY_SIZE(zx297520v3_topcrm_devs), +}; + +static const struct mfd_cell zx297520v3_matrixcrm_devs[] = { + { + .name = "zx297520v3-matrixclk", + }, + { + .name = "zx297520v3-matrixrst", + }, +}; + +static const struct zx297520v3_crm_data zx297520v3_matrixcrm_data = { + zx297520v3_matrixcrm_devs, + ARRAY_SIZE(zx297520v3_matrixcrm_devs), +}; + +static int zx297520v3_crm_probe(struct platform_device *pdev) +{ + const struct zx297520v3_crm_data *data; + + data = of_device_get_match_data(&pdev->dev); + return devm_mfd_add_devices(&pdev->dev, PLATFORM_DEVID_NONE, data->cells, + data->num_cells, NULL, 0, NULL); +} + +static const struct of_device_id of_match_zx297520v3_crm[] = { + { .compatible = "zte,zx297520v3-topcrm", .data = &zx297520v3_topcrm_data }, + { .compatible = "zte,zx297520v3-matrixcrm", .data = &zx297520v3_matrixcrm_data }, + { } +}; +MODULE_DEVICE_TABLE(of, of_match_zx297520v3_crm); + +static struct platform_driver zx297520v3_crm = { + .probe = zx297520v3_crm_probe, + .driver = { + .name = "zx297520v3-crm", + .of_match_table = of_match_zx297520v3_crm, + }, +}; + +module_platform_driver(zx297520v3_crm); + +MODULE_AUTHOR("Stefan Dösinger "); +MODULE_DESCRIPTION("ZTE zx297520v3 CRM MFD host driver"); +MODULE_LICENSE("GPL"); -- 2.53.0