From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B448040DFAF for ; Mon, 29 Jun 2026 14:16:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782742572; cv=none; b=XJZjoTROfDiClsr/c88EIGmQ4JcXVbxGBGMjJfHhdEtCSSK65v4E4EFznnGFD0CPwI+L6ik74mcy10tOLgmHebmyhialoMMjMOcbtLlhoiO8p8Z3iuTh5hisQDJGO29SNKAI8EhWvvX/ZXs9Ay3Qq8/dVt2PviaFvNe4YFDxhSY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782742572; c=relaxed/simple; bh=Nf1AvzGaEEpEYSX9Gph5/QaTlWnimXF8lHPYzXfiEKA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FWtz35R80fw/3vugfj04Ctk+aOD2nmqE5xxTLHUdlU8yJJm9GvjKFltNUdzwBrCVqO0fiVjjC0g+FXvJoibH3QCfo1v5i6haHvPZBUqTkErp1VejZgSYMps/dJSzDUNxPjPi4DcQm9FO+8p3HFMlAxt+rVVP4LnvMjAGPJrVMs4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=FvBtcp93; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LUlB19Li; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="FvBtcp93"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LUlB19Li" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65TATRAA2592803 for ; Mon, 29 Jun 2026 14:16:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9svuRAUWKf4Cq1A1NpmrcreySoHCCAmo74eRJpf7Vus=; b=FvBtcp93s60t70/g rDJHI02+YFKeFdjKddP8ayK3ki6gyiIpgIXkpCkIp4h45xyP0PdGxgYWfDFTOFsA L7jaQtPKeIqu6ulLAFFnH289+kKxeXZIefSf++XMYnUUjSgxPzDe2tnMyUlsX0Yf w6GEhxo4eceQ3rZaM7S8EthwbsjM6HmTxM1vywsfDoZfMOmsQ0ehg/ia1CfBTgKL lAnGwcflsNydJp6hiTgoz6z29JAIJcQ3kXHZu2Q2W7beJ1ART39mXLd0yVxEzUQE GiS+pExAKOOtlqkmyJJboBd4N0UDuQILcD0d3QQRDx7G5pB5AXdurumBrJ8kOdwk 5R8Qkw== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4f3k7vj1my-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 29 Jun 2026 14:16:08 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-92e5fc4c7e9so47639585a.3 for ; Mon, 29 Jun 2026 07:16:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1782742568; x=1783347368; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9svuRAUWKf4Cq1A1NpmrcreySoHCCAmo74eRJpf7Vus=; b=LUlB19LivY8TWFmTqI8drxBODCHE6qh7e8itF3wrtkoaHKyKaBFuDyi20VnlbTJcOX A4pxi43gj91lmvNily36XnnKd2jgz4TVQAQljqsGdvsTHl26mK3+Ni6xzVqoxhW+VfZC Pj1MMCa+RJvb6OU1ilGhmHf6HcT/2MHYs138h5M5gK4JY1Ez6ZnTXYMkOFSrQgavY2N6 1DyPjonGWOpIPQEibH/FzkqyDnlGbDlVXAQ2ah33rYnyDxsRxXno7ns9WN/D8NUVc6bv 2ciQdUASt+/ncMoGnTmEB5u5MMspXsatiB64hbruKsYa290V7g880Q3qekfjVl6wStXa r3ug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782742568; x=1783347368; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=9svuRAUWKf4Cq1A1NpmrcreySoHCCAmo74eRJpf7Vus=; b=n1eLuLvkaXE7kCS0rF9D1QIvp71BO+6e0gee0lgmVYEqnxzdor0uDPoeH/dRJvQ0nG PIQIbxU+YMmhtDiVtAO5ti8L/WNO7QY/hPronFIvZDZg54LWPTGA9duK8EMsz2J8vkOP +A0i8Zn5QOsKHX7qJvU4RQ8KbOjc31UKVgggSLWdchQr7/Kxu/cjcM4P86x1nO46anGY aA+uQeGPgSL0N/SNF1LVBx1Qfp/yNuzhf+R5hxALO2ZVtC1ilhBQiaKaMZpAYqQS9Wpe /I41v3cT5QLqLwYdi3kXMhlZGxTFQ419mstEoXP8LMymQhrK5bzlSdjYK3rrBgHSCRvB Tn2A== X-Forwarded-Encrypted: i=1; AFNElJ/CMdqcwphgUbWyFTveZ3AuigLdcu4cPp69EL3AZON2aKjY0ZmeoyBeHWF6hmBwYAjLu0thyveYqNAWjwM=@vger.kernel.org X-Gm-Message-State: AOJu0YyxxIRCoe/ne/252mWOxPscr90+8g6VcHuIIu2CTDtozKW4PH0z NEy0rs+KpixGDeqtkdwXYYYQtrrAYW/ocMykV8fDGhVFdwN2qhyYiuxHsomi21EYeHZoZr2aTnN BbZ8CkOsjNvwYg6soHvgmpE22wOuJMAHS8GoBbyXulmHSRgDMZlAgV0H8VOHROzCk28c= X-Gm-Gg: AfdE7cmh7CYE3klsrMArhROXvCOUyHTVbPus3djz+D+L5xupZq75o3Qc0odDE1tjJiq lwPNR8yNv/+6itWNZ1n4ewwbFvkmwaT4Xej4dk6k3fyv48PdK7moVSJfQtRXHIQAAnwDPHnoTDI SfILFn861NhM+y9GMuuc1XmjGIRIq7PN/OMNGpkR+TElayvwDbqRo+xMrul0PMLGgUevOehwSPy /TM8T3UEqjBSMF9CWWxQFjg1vKvfJs7mECyWyZIbcIqZwU/QL2ufWAUJaCFrsstSbljkTJLk5Ld 7EfkLGlJqiGc9x474/ztsNLNxEx8/jXizWyKkg8SRy+7wTu1zxaXX/5PWnC1liqbtnRt9XC9Kgb OMdrTGpWNZzgJODPK0tavjGZy5pEQg+E8tiDSmvln9Z7+EhPh1/mFnCvfOBsQ2K7QHJiDLA== X-Received: by 2002:a05:620a:649c:b0:92e:583d:245f with SMTP id af79cd13be357-92e583d2685mr226503985a.9.1782742567408; Mon, 29 Jun 2026 07:16:07 -0700 (PDT) X-Received: by 2002:a05:620a:649c:b0:92e:583d:245f with SMTP id af79cd13be357-92e583d2685mr226495485a.9.1782742566595; Mon, 29 Jun 2026 07:16:06 -0700 (PDT) Received: from yongmou2.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-9260079070bsm2143165885a.40.2026.06.29.07.16.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Jun 2026 07:16:06 -0700 (PDT) From: Yongxing Mou To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Jessica Zhang Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Abhinav Kumar Subject: [PATCH RESEND v5 12/25] drm/msm/dp: factor out _helper variants of bridge ops accepting a panel Date: Mon, 29 Jun 2026 22:14:33 +0800 Message-ID: <20260629-msm-dp-mst-v5-12-2ed6aee1867a@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260629-msm-dp-mst-v5-0-2ed6aee1867a@oss.qualcomm.com> References: <20260629-msm-dp-mst-v5-0-2ed6aee1867a@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1782742144; l=8495; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=euWeALUbmMzdGUkiE/Q/aV5WnjeW32f7QOdos3tj6qM=; b=fAjkaZpkbNRnCfGR5EIRi4ljXey4d1pcgi2ob2hEyPJ0JJRkcBeLFHuUbSQnQ2VBsT8iEQv/i JABrtDm7QI0A/k1lX8pD9lt6J9xFwwpzN4lugnnTzmJFTjFrHMPbWRD X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= Content-Transfer-Encoding: 8bit X-Proofpoint-GUID: M9VudoUSlrvQ5TSjX41xKXAwuwSsm-2j X-Authority-Analysis: v=2.4 cv=CqCPtH4D c=1 sm=1 tr=0 ts=6a427e28 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=mu3EkBhnCEQeHIwj90QA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwNjI5MDExOCBTYWx0ZWRfX/C+lgroCqIXB IfhUBctlNdzJpVOF4UdF339HkBGuYzUur4oVGkf3t0N/h+L90bFkBaeANvGHr+GDC6WKXN/jAar P8fRL/LEb0YPEnU6Auo7AndOIeBaNgE= X-Proofpoint-ORIG-GUID: M9VudoUSlrvQ5TSjX41xKXAwuwSsm-2j X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjI5MDExOCBTYWx0ZWRfX4wPJnCro/th8 brPcrlySCgaXC8y0d22PlANU/qE2lA1UnfHTpcwatyPBJKXmXrh5awFFw6IqvWPHNOMi29IDEdR L01WVYPIYENVnO8Nrd2/LHSL5JWQAFQKcA2Pwd0i/JAW/SVti+GajPF9RYB56+DdBtf4j7cRArq Tp2w89YskNpmfy8lkRUXk0OotRo0Xs9a0agWjQxEhsqoeTC7DPC7gnr320er7CqFdyki4eJojsu OrxzK401VN1PMEeyr0yx7v8KezTe2iquaNV0eSqyc+gDKBjud9idvrM2+0e5lWSLM/of+EeRA+h rE5aQR++g7d1pmEymrHYMcwi1IWALffw3cnyHCItmsfV85Xtc3gcJYgceTIAtllVtxu41NzlNK8 K1Jcq9EdNRbb8Gp4dbMIiu7EemTUm+kqJi8CeOPEXCAsgP683LATx91rREAO+JOfPWINGa0SE20 jS71sC2hq1rNiposXcA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-29_03,2026-06-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 bulkscore=0 clxscore=1015 impostorscore=0 malwarescore=0 priorityscore=1501 spamscore=0 adultscore=0 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2606290118 From: Abhinav Kumar The atomic bridge callbacks (set_mode / enable / disable / post_disable) on dp_display currently hard-code dp->panel. For DP MST every stream has its own msm_dp_panel that the MST encoder owns, so the same enable/disable sequence needs to be invokable against an arbitrary panel. Introduce *_helper variants that take struct msm_dp_panel * and reduce the existing atomic_* callbacks to thin wrappers that pass dp->panel. No SST-path behaviour change. Also drop the static qualifier from msm_dp_display_prepare_link() and msm_dp_display_unprepare() and change them to take struct msm_dp * so the upcoming MST encoder code can drive link-level prepare/unprepare uniformly through the public API. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou --- drivers/gpu/drm/msm/dp/dp_display.c | 93 +++++++++++++++++++++++++++---------- drivers/gpu/drm/msm/dp/dp_display.h | 12 +++++ 2 files changed, 80 insertions(+), 25 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index 1680a67284a7..0e432f35cc51 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -628,12 +628,14 @@ static int msm_dp_display_set_mode(struct msm_dp *msm_dp_display, return 0; } -static int msm_dp_display_prepare_link(struct msm_dp_display_private *dp) +int msm_dp_display_prepare_link(struct msm_dp *msm_dp_display) { - struct msm_dp *msm_dp_display = &dp->msm_dp_display; + struct msm_dp_display_private *dp; int rc = 0; bool force_link_train = false; + dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); + drm_dbg_dp(dp->drm_dev, "sink_count=%d\n", dp->link->sink_count); if (msm_dp_display->is_edp) @@ -1457,69 +1459,101 @@ int msm_dp_modeset_init(struct msm_dp *msm_dp_display, struct drm_device *dev, return 0; } -void msm_dp_display_atomic_prepare(struct msm_dp *msm_dp_display, - struct drm_atomic_commit *state) +int msm_dp_display_set_mode_helper(struct msm_dp *msm_dp_display, + struct drm_atomic_commit *state, + struct drm_encoder *drm_encoder, + struct msm_dp_panel *msm_dp_panel) { struct drm_crtc *crtc; struct drm_crtc_state *crtc_state; + + crtc = drm_atomic_get_new_crtc_for_encoder(state, drm_encoder); + if (!crtc) + return 0; + crtc_state = drm_atomic_get_new_crtc_state(state, crtc); + + return msm_dp_display_set_mode(msm_dp_display, &crtc_state->adjusted_mode, msm_dp_panel); +} + +void msm_dp_display_atomic_prepare(struct msm_dp *msm_dp_display, + struct drm_atomic_commit *state) +{ int rc = 0; struct msm_dp_display_private *dp; dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - crtc = drm_atomic_get_new_crtc_for_encoder(state, - msm_dp_display->bridge->encoder); - if (!crtc) - return; - crtc_state = drm_atomic_get_new_crtc_state(state, crtc); - - rc = msm_dp_display_set_mode(msm_dp_display, &crtc_state->adjusted_mode, dp->panel); + rc = msm_dp_display_set_mode_helper(msm_dp_display, state, + msm_dp_display->bridge->encoder, dp->panel); if (rc) { DRM_ERROR("Failed to perform a mode set, rc=%d\n", rc); return; } - rc = msm_dp_display_prepare_link(dp); + rc = msm_dp_display_prepare_link(msm_dp_display); if (rc) DRM_ERROR("DP display prepare failed, rc=%d\n", rc); } -void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display) +void msm_dp_display_enable_helper(struct msm_dp *msm_dp_display, struct msm_dp_panel *msm_dp_panel) { struct msm_dp_display_private *dp; int rc = 0; dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - msm_dp_display_set_stream_info(msm_dp_display, dp->panel, 0, 0, 0); + msm_dp_display_set_stream_info(msm_dp_display, msm_dp_panel, 0, 0, 0); - rc = msm_dp_display_enable(dp, dp->panel); + rc = msm_dp_display_enable(dp, msm_dp_panel); if (rc) DRM_ERROR("DP display enable failed, rc=%d\n", rc); rc = msm_dp_display_post_enable(msm_dp_display); if (rc) { DRM_ERROR("DP display post enable failed, rc=%d\n", rc); - msm_dp_display_disable(dp, dp->panel); + msm_dp_display_disable(dp, msm_dp_panel); } drm_dbg_dp(msm_dp_display->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } +void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display) +{ + struct msm_dp_display_private *dp; + + dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); + + msm_dp_display_set_stream_info(msm_dp_display, dp->panel, 0, 0, 0); + + msm_dp_display_enable_helper(msm_dp_display, dp->panel); +} + +void msm_dp_display_disable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel) +{ + struct msm_dp_display_private *dp; + + dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); + + msm_dp_ctrl_push_vcpf(dp->ctrl, msm_dp_panel); + msm_dp_ctrl_mst_stream_channel_slot_setup(dp->ctrl); + msm_dp_ctrl_mst_send_act(dp->ctrl, msm_dp_panel); +} + void msm_dp_display_atomic_disable(struct msm_dp *dp) { struct msm_dp_display_private *msm_dp_display; msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display); - msm_dp_ctrl_push_vcpf(msm_dp_display->ctrl, msm_dp_display->panel); - msm_dp_ctrl_mst_stream_channel_slot_setup(msm_dp_display->ctrl); - msm_dp_ctrl_mst_send_act(msm_dp_display->ctrl, msm_dp_display->panel); + msm_dp_display_disable_helper(dp, msm_dp_display->panel); } -static void msm_dp_display_unprepare(struct msm_dp_display_private *dp) +void msm_dp_display_unprepare(struct msm_dp *msm_dp_display) { - struct msm_dp *msm_dp_display = &dp->msm_dp_display; + struct msm_dp_display_private *dp; + + dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); /* dongle is still connected but sinks are disconnected */ if (dp->link->sink_count == 0) @@ -1534,11 +1568,9 @@ static void msm_dp_display_unprepare(struct msm_dp_display_private *dp) msm_dp_display_host_phy_exit(dp); pm_runtime_put_sync(&msm_dp_display->pdev->dev); - - drm_dbg_dp(dp->drm_dev, "type=%d Done\n", msm_dp_display->connector_type); } -void msm_dp_display_atomic_post_disable(struct msm_dp *dp) +void msm_dp_display_atomic_post_disable_helper(struct msm_dp *dp, struct msm_dp_panel *msm_dp_panel) { struct msm_dp_display_private *msm_dp_display; @@ -1549,7 +1581,18 @@ void msm_dp_display_atomic_post_disable(struct msm_dp *dp) msm_dp_display_audio_notify_disable(msm_dp_display); - msm_dp_display_disable(msm_dp_display, msm_dp_display->panel); + msm_dp_display_disable(msm_dp_display, msm_dp_panel); + + drm_dbg_dp(dp->drm_dev, "type=%d Done\n", dp->connector_type); +} + +void msm_dp_display_atomic_post_disable(struct msm_dp *msm_dp_display) +{ + struct msm_dp_display_private *dp; + + dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); + + msm_dp_display_atomic_post_disable_helper(msm_dp_display, dp->panel); msm_dp_display_unprepare(msm_dp_display); } diff --git a/drivers/gpu/drm/msm/dp/dp_display.h b/drivers/gpu/drm/msm/dp/dp_display.h index 45e2cc2d6add..55ffa22bb233 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.h +++ b/drivers/gpu/drm/msm/dp/dp_display.h @@ -45,5 +45,17 @@ enum drm_mode_status msm_dp_display_mode_valid(struct msm_dp *dp, const struct drm_display_mode *mode); int msm_dp_display_set_stream_info(struct msm_dp *msm_dp_display, struct msm_dp_panel *panel, u32 start_slot, u32 num_slots, u32 pbn); +void msm_dp_display_enable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel); +void msm_dp_display_disable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel); +void msm_dp_display_atomic_post_disable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel); +int msm_dp_display_set_mode_helper(struct msm_dp *msm_dp_display, + struct drm_atomic_commit *state, + struct drm_encoder *drm_encoder, + struct msm_dp_panel *msm_dp_panel); +int msm_dp_display_prepare_link(struct msm_dp *msm_dp_display); +void msm_dp_display_unprepare(struct msm_dp *dp); #endif /* _DP_DISPLAY_H_ */ -- 2.43.0