From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 939D13E717C for ; Tue, 30 Jun 2026 09:26:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782811600; cv=none; b=D9zcNbPN1jRV0tGG/NTvG7kYE4TFU66quijPpwyWaUWr1pZD/7GNSTgtjaMS+sLUI0x+iTdEGqxxe1C8FoeoJYNa0RaziTwP/qu4mxxFnht3VzNU+DErCA511BZBbvAzYFXXZxFB2kC/ssL+CxJRXbbp5K3ez2XvqvVJ3xrZsJM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782811600; c=relaxed/simple; bh=WMnKVGmIbMnewINmrlX1pWzL7NnrQOqNeEnd6Lv2xZ8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=ccdnYsPfI9WlzI8pQPcQVAifzEromxaNOnE1++r4SVlvPplScFNcIHBZiAkGQ8yBWpROm0Ry2PUYWHzUo1Jx62w+urHCVpJj7GmK6RkzefCxt7vuZP2uFV461070d5Sf3Q6k9FQgYCAgZHKeQrKkADjlIwKvOxw8RnwkGHinibM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=iDlUQKJY; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="iDlUQKJY" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-473dc4cf238so1172128f8f.3 for ; Tue, 30 Jun 2026 02:26:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1782811597; x=1783416397; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=PY4raSb+03Q151+o910Ev5GEEhs0CuyMwWR2MvgczUQ=; b=iDlUQKJYcpwJESAOw681tU2/dcTFraIxF4Fu+nEGfIgiZQAELocFGtC5lQKYR6FyRh tDHM4M4RsSUaugN7Pp92SSF1jBRVtzZLgzS9CFhFRw8frdo/LR1YGsM/5HEMGBS9VsU6 NRu5cETqVM86jsyx8YdjbqpnIijlPKGyuapio= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782811597; x=1783416397; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=PY4raSb+03Q151+o910Ev5GEEhs0CuyMwWR2MvgczUQ=; b=R3BpvGO3y4DKYT5uSYB42bqVQN2AVwSIemDLLvQBl2KhYiZQelmzbI5cLe2ByMNZQj GFe2kmtJ1gpz+3UO8JMMnYANIQ9B7Y2Zy/iShHioAFC2xy/1Y/D6A6jGtE/DFWwIQhK+ JCo0DRR/bdLKmTWtb8RNrYLcpPhYNlNGrLSVesbOCpvHDQuSQdEY2x7xLf3nmm7jUJY0 K+ebbJYRZd/oY/KU0a+SBaiE5AODv6DSCdrodw9J5NXdXwI1jjBDdTV58z+mMwFa8LNz Gf1s7ZX0hZxcyFinYgvjIlSAB5kTJwkkvVT2JJx1nchA9zSbPC5tZzOjtcUJsit00gfY b8lw== X-Gm-Message-State: AOJu0Ywg5PpKdIIVlueMtWG1T0P5TcR3xX9AaPDIXd6aPx6dhSLnTWme Fh9F18VA9qk5xRCfSxn7Gkh0DGlEfOz4ok13QvT/9LTltq2WoX7uS4BEfgRC47GL2UG1+opJQW+ VvzU2gAM= X-Gm-Gg: AfdE7ckTS75hYIaUiHNBbww4gUWP770ZFnvh/Dtg07JTkfZ3IG/StRfQPrdQkoXjZS0 Fs9SlYypQ5tPaaeUveGg0ufT/d5gtAtg0b1SmU+45LHtQr8pXJnt4afmQgNDvdapQMSMKZNcaoW UBYP/7/oBDmz98y9wj+0syl5VVN9u0jX3kM9kagOiOzJT5CC1KoQRFlUNFlO7jI1UPhrQHsd84u 9qy1bjUCIxub/yVeRmS+TL3eMDsCCT+LfOy3i2edUpKiG7JwfsQLqyycVlBQj0FgjZz1/FEIXiO nMWF0s66SvQ39dv66PPNZwA1E8a1Axt85KYvV2NMdrgXNp4vEi0ho8jtN6XZ1WJK7BjHRSSkj6z XMBP6lHNJXcBHfXYUQLFhLBPRq7h7S5lToCmSYpwjZtH2/ayj7uf5WTx+C7mJjMnyRLhrmcy3jn TppPXUKwMO9mCk9gaayYrVM7kupCme+FrMmavrkyKtfC/6N2TXh3Cd2cZmDdJNt7YKWmBKCNHTX HgF6eFDG9MHSbwaqXRXiqV5u/MznN65cNoxAKkQUP0RHddvjHcykpfrn5lnUvN6GGPuzhyfpuEv DtvmCbx0/dykrw== X-Received: by 2002:a05:6000:298e:10b0:470:13e1:9904 with SMTP id ffacd0b85a97d-47550ac1013mr2447885f8f.14.1782811597042; Tue, 30 Jun 2026 02:26:37 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47567a6f0ddsm5669083f8f.37.2026.06.30.02.26.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jun 2026 02:26:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, michael@amarulasolutions.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Amelie Delaunay , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Himanshu Bhavani , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v6 00/16] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Tue, 30 Jun 2026 11:24:29 +0200 Message-ID: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi -- 2.43.0 base-commit: dc59e4fea9d83f03bad6bddf3fa2e52491777482 branch: stm32mp257d-microgea