From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E45934071D1 for ; Tue, 30 Jun 2026 09:26:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782811615; cv=none; b=nrffYzD/tskOMevYNbn8oKm1bZZs6MvaHiPBmGO4A+PBPGEXCnZjr1h5+c/eBMINfnJWU2JS3VFCkcEVVLIFlCtTyL0ghAz/HMFyA81y9Xzf9AvnYp/Wnt8qiPI96PLIUBiRg9yOthuNVdDc+urRdmO+Cn+GSgSUUgKSwFAYlCk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782811615; c=relaxed/simple; bh=r/kQB8sryRY+hQAergbcUOGcrEeQF5gaq/+Enmzt9ng=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DeUjDyBEGNi+/zIrsyFlBXKHDquom7EjdlCHp7tqZ7tTGl3h+DesP8+8CCLn8XpkNTTQ0l+sHKr56djqF+BuQcdQXFNR/kWpTtmWhXdG+BX8HWJFCl+8hUQ7YQhMcX8SiyuyY4C6WAH2BUdVGUx9i8BBY6ypv4fMPJnmuIaO7jA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=PoWGRug7; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="PoWGRug7" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-4631679f204so239223f8f.0 for ; Tue, 30 Jun 2026 02:26:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1782811612; x=1783416412; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T9Lo43FKv0UzNv+DqheKNJ0v2vJAyWuHFwECjygzQOw=; b=PoWGRug7+KVT/2DsdMVJyutFnS9GWVBivTSeHevbj7qVtj2Ddh0KJJ4vXdviOIWe1g 6tVpKxiRtq7RjTXH1blyyG+UQA/WZy3NiRe+bSIW3QPFQ0hkd6t5RzGCWH1pXZ8dWgu4 gA7lmmSq3L78TpZXrJi+lkeZwsuqs9gin10bE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782811612; x=1783416412; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=T9Lo43FKv0UzNv+DqheKNJ0v2vJAyWuHFwECjygzQOw=; b=YkOCy2BM30HkHGL5Z4qv3ec+y8mgeSKfzWTs6QnJUpugwbx3gS950KwHMfNWUUPiiV 51sTA+1a6KdN133FoUIybEE5siClW9F3Vgi5i6cu+ljAUKVv9/yQj10wlrX0mTSFbcEF Xjhrgu6QgOD6Tw81eT6BI0ETMUtAB0UdWJwOuICpWpfqLmR6pZCa3VEBHdhgZDd2UGi+ 1z/icI8Yg/Y0Zh5BZ4TCXkX7ISicBnRlATK6muY4fEwjt2B4ywcV9imyqrH05xRI4JRt XHcxBOj9L/K+sN2Jd8vcOV5lH9ap+mXixLObU1XsunGuL27mzbOeDxo02P78oKnByO+R 4pCg== X-Gm-Message-State: AOJu0Yz4mTaRIPbD55J8EuKXRg1SVmXRv8O9sl9ie15o1PjtOAGlAlib 7NyHpY6CZydBmwz++ESle70Q/C6RzXzTrxnACgo5ebJWqJtbUS/6gcDGSNN6NiKRxVptup2okdN Bnj1XdKM= X-Gm-Gg: AfdE7cmwnfpEq4H/+bxzktgP3Y58TJJM0Am6/szx9Imqg9po/EtPiPe5We6sJN8AIo6 /r0R3hqIaQWzyG7WgcnAcIUXg7X+3CHHjby2E1EQjMd2SpuDQhX3PZwN3ulR8fcvWUFL92Etiho evNanHwoB8/cGJhgEIIBSNacHYtIjtYG/sQWPGEaTmscdHkxCvPpoqJaF+IzyrAEgtHuYcPXo4x CgTssKIfxRA1toK/1HmBHHf+PJ/NwEvZmlnRQpIE4v6QELrlQfXT3YkjuF2p9qey2RBYG87eU5T 9gV3NaeaWHcPMQ/kWePYQ9UQh3s57kcq/M1rZ1dszUjhWbyDk00Ww4YbQtGpGXkMQb8aiV45+AQ 607acekSfLIylweQRXTZweEvxymDmgtMYkNUGB0zQjtusPl0hH37RnC94AGWW2CRCfkJhwNZr/P GRhiLS2Jsm4v6pTf3XR8xOl7/9ZwF4ax2FqxPnNDA+eD02+7I5WyOmJnPRKKOYtBAhRV9T9wXYq HrcwPWr822WOIOp4Lh4eGt+FjdNZVb7MUPsC2gVvrw8YazZs4WfyBn6/aBhV5S7g7v+V1Y7ZJTJ dbzKD7kVdKpR4A== X-Received: by 2002:a05:6000:2dc8:b0:474:c3a5:4132 with SMTP id ffacd0b85a97d-475de54e0c8mr1597205f8f.9.1782811612406; Tue, 30 Jun 2026 02:26:52 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47567a6f0ddsm5669083f8f.37.2026.06.30.02.26.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jun 2026 02:26:52 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, michael@amarulasolutions.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v6 10/16] arm64: dts: st: add sai1 pins for stm32mp25 Date: Tue, 30 Jun 2026 11:24:39 +0200 Message-ID: <20260630092628.1695560-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> References: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the sai1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index 695c9d771853..002fbc724b9d 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -520,6 +520,51 @@ pins { }; }; + /omit-if-no-ref/ + sai1a_pins_a: sai1a-0 { + pins1 { + pinmux = , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + ; /* SAI1_SCK_A */ + bias-disable; + drive-push-pull; + slew-rate = <1>; + }; + pins2 { + pinmux = ; /* SAI1_MCLK_A */ + bias-disable; + drive-push-pull; + slew-rate = <2>; + }; + }; + + /omit-if-no-ref/ + sai1a_sleep_pins_a: sai1a-sleep-0 { + pins { + pinmux = , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + , /* SAI1_SCK_A */ + ; /* SAI1_MCLK_A */ + }; + }; + + /omit-if-no-ref/ + sai1b_pins_a: sai1b-0 { + pins { + pinmux = ; /* SAI1_SD_B */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + sai1b_sleep_pins_a: sai1b-sleep-0 { + pins { + pinmux = ; /* SAI1_SD_B */ + }; + }; + /omit-if-no-ref/ sdmmc1_b4_pins_a: sdmmc1-b4-0 { pins1 { -- 2.43.0