From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13E95396590 for ; Thu, 2 Jul 2026 07:36:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782977786; cv=none; b=i7ks9AXPjtFbdu+rMTBIC9JLZ2o4uTFQwp5lOk+fG31UgJvmJGHC4eifIMfe52oIl1FYK/AUi2bObvJ5HZh7seueioV3vmqmrToW+U0RFTtrGD9IF4k5ZJuFQp5Sf/wWRT/3+ZaUcI36rK0uLduYhuTSc6vHgeV3kIiezezCPro= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782977786; c=relaxed/simple; bh=x4JqYfx5XKMV2QrzDKhoYgOB3jw+qmSVfnwf+7pslQk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VyUGVje/FL5KtkTPsf1r2MQe4V0ckAM/ojxD9cbofMTM3CDBPUJX7bE3paTwZtKgxs3byNx2N4xTgrQdvqQPV9g86nPwySXULE43ErbjpqX7wlYwv7BC+uiLX7/TAicvQBMSa+REbI7W3+uVOlwG95ofIk80jp4vjRkkMOLYGVI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bBqa049A; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=f01748Bx; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bBqa049A"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="f01748Bx" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6621KjFp2960710 for ; Thu, 2 Jul 2026 07:36:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5rlTz3y0olZ2/56kd7rMDMSpU9o+y3wZn51o+/HWpOk=; b=bBqa049AL/UkZImF pGNSd1LOB81ExtbaAIgr8rsFgR3b/uZ3JOeicrZ8TwQ5ioIRuSWASPHP61PyOM8b skc84qJ0WCFyzGjUliaUeYyPtr/SzxNvUqHDxM1IzcKpVzKiJbdIZT71CnL+JaJu robYRVXnWl3Nojl26Px7ZaQGhLkGqdT2wBZXZWsrxEChuRB73+O+z7PSKbv00Zxz teuZJBHa38Rcie3Vlo3ui3VeaFqM9Rq/WkWh/viepONMqUlmH1tuI4t0lJzhPMDt rUVE8FgveW8AnzpvHgRh/d+FU+Ws9qqGE0bV8DnIXs65tgklsWWTjF80WWCSLTzk KuV1Qw== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4f563mk15s-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 02 Jul 2026 07:36:22 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2c81c7421abso34012655ad.0 for ; Thu, 02 Jul 2026 00:36:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1782977782; x=1783582582; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5rlTz3y0olZ2/56kd7rMDMSpU9o+y3wZn51o+/HWpOk=; b=f01748Bx8BMNjyD2UbLNZA2ha/CfKDEyXklh/eKV3HWqY+V8TZ8dTzm4NZHay+eqOk ZKupgMQQx3M313ZdE7KdbqHC6bRwzsnTxksotQuC7+OpAFdVVoO1u6YrEEZCsGX64fLe ++F3q0B9Ja2DtY+lb7sPhZiRGWFXezDmdsaK1IkdUksclz3A3KCjDMIZre7FOOmc+ZsB TfSrHtX4KOQLZO4cnlRjK3dFuKN4bOSNX0NLcW9CLa1Hvsmp4mQplsfmB3mT2ZR0IIjc 7QwQ/MG5yzD9PSX9b1ULaVrXI6nw44Om3kdXLSdy9umPzw67watTyAWYkaoi2Bezwql6 mCZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782977782; x=1783582582; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=5rlTz3y0olZ2/56kd7rMDMSpU9o+y3wZn51o+/HWpOk=; b=oIvwvT5okscxagdLlt/F4m0JFvHov/XCkWxk6LnuvDd7FfkOf9TUPMZLajJKZF0LEn nAvi5kiqw+ch3NyTYgUFLowApbz3UrHzBbEgu9EFxIo1/6WtKr/18MbdE4LNx+nBDWLh XF4u2Slvi/tAXDwIKtAzNxbBJAW+OD/1j0lYgET+2TwroQajazSS7s4tAdQ5f6W9oPmK HSmxoQxA9Y8LyPZpH32ESrM4GFDoevuA4GZ1y2taPVdI34Ie/2S3pUzRJbj0XU71RzEv ed2ne73wPP9sKgTY5E6KVKsEJhm9GQrXlxWYWlowTHNGcHDM2vEIWrCDxgu+sEXeHNf5 oSRg== X-Forwarded-Encrypted: i=1; AHgh+RqF5qac0Ty4dSOwrK1XByoauvyvlCwYJkEqyQ3C3DGEErP9itZ8I+oAJc4YtoyGmezZbffHTvhd0Ff9Ehs=@vger.kernel.org X-Gm-Message-State: AOJu0Yy+6YAyiZk1Jnn0ZSFpCOU3uSvGiAqCZJlKDWEA7HMTXxNiH5j8 9ooq4H64x0rH+pFH7h89gakCuFCzFAcvKLMCpFidC67ItPde3ykKzKPlBAsguyUU4eIEDVG6MQf Gg2+JUTNAvtegJl/T7BQ8eqpJtyraWTmoE8oAmCbvEnKftdySdG81106N4HFnT1GuNIWvFV2QPf s= X-Gm-Gg: AfdE7cmmmBOsnEXtkULmThvpKj9pfYlD1dDpqlecdZcSuUhWrlr612IYAQ8NUZ/7wMR JF/zrWsGTyl+Ot8SmXVpDtpUe8WwTEIz95BGnWPeom0yNL0TsId9chw1f2lwwZ27ds0b0+qRWlA hqXF79zPi8JZFwx4gRBGcPFFoToyiTa0LnxNAtlujcyHfdwybj0xq10wcKorvlJEevuPTyS+dsq 6+HULD7Eh6ulBl11wJlp8rg9pepQhJTY8Urk/eSqj6gpFZCIBylpmV7ed/brRsppfhRSjAqSYdC CU0TJFyF2x4tYS3mKX9RH3YnUoaTgwkZKpS+ugNIh7rt4oD8Wj4NWCXLeer6xOYj4R+lUmC4R0C qk9tkZLBxflygo24JRxYcDN7YSh6IUcdq3qVzIZoV9NkDW8rImv1Vg+NOWg== X-Received: by 2002:a17:903:28f:b0:2c9:e5ff:995d with SMTP id d9443c01a7336-2ca911dc967mr41848715ad.31.1782977781627; Thu, 02 Jul 2026 00:36:21 -0700 (PDT) X-Received: by 2002:a17:903:28f:b0:2c9:e5ff:995d with SMTP id d9443c01a7336-2ca911dc967mr41848465ad.31.1782977781018; Thu, 02 Jul 2026 00:36:21 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ca9a905d0dsm9342275ad.24.2026.07.02.00.36.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 00:36:20 -0700 (PDT) From: Qiang Yu Date: Thu, 02 Jul 2026 00:36:15 -0700 Subject: [PATCH v7 5/7] clk: qcom: tcsrcc-glymur: Add Mahua QREF regulator support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260702-tcsr_qref_0702-v7-5-776f2811b7af@oss.qualcomm.com> References: <20260702-tcsr_qref_0702-v7-0-776f2811b7af@oss.qualcomm.com> In-Reply-To: <20260702-tcsr_qref_0702-v7-0-776f2811b7af@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu , krishna.chundru@oss.qualcomm.com X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1782977773; l=6421; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=x4JqYfx5XKMV2QrzDKhoYgOB3jw+qmSVfnwf+7pslQk=; b=KL+aWixh1oLXXQtrcaWbixLx8ZISIBgqjw0qkgYb5wupcfIhOkkW/2GEmc9A06TUlpksDwjjp Ml+giJiV+e7D2gWxUYkkiWxFKerBepz7+6G+wKkkEp1z59RrBOCjJ5I X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-GUID: TeWb52jn_tju3R75BpNWo9UmR4bVDhx6 X-Proofpoint-ORIG-GUID: TeWb52jn_tju3R75BpNWo9UmR4bVDhx6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzAyMDA3NiBTYWx0ZWRfX8IuH9c7nh7LY JThuY+vXT2B9ILWhxHwSpIyeEkvTrWBxSe6gIyVmRyG2F0S1YaQrNu/ugakXExRUBXVPrfH2xXN GO/AKKQjG317FWYsxCvyMFqF3wPnKZXWjUlMl3exn7QquLNxqZGLX7EkKX/5sfODxVOspAzpm9b 3UDLJ83zbmAF1ZeztigXQVZZMRWAdwzrteuS2dM67IQQbIrXar+fGs5VzH4E1svnJHeDL8EdgrN GN/S59ITgV0s65UmV6wAUp8D+f70bOIsrd9dU+xAFs+Y1OhgZEoZhcThoVHIXOccjnkZurbC2eX M/FAlxneEPXEl8uQ1orKb5ETleXX0lV1bdc0QHgxELFB7GytBdh17SclCBgY4pSxZPjCRw4u098 oFbMJh1NBbucHh8dbTY0pWgDqVP5QNU3g0EpC+1RdqHgToGK9cnqL2qWEll/wlJRJu0vLWnTs/a kVhXI6PPOQjF874kbzQ== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzAyMDA3NiBTYWx0ZWRfX/VouF/v4UPrB J3SWYY0vnJGaXci4Zcx3tqpa1udqJkUonWbXhtJaXntFrQ/81nm3LsB4Pudlu/3VK50WBF3e1NC j8xZjawjZuEOV8N9vmT9InMWMhKRqO8= X-Authority-Analysis: v=2.4 cv=UopT8ewB c=1 sm=1 tr=0 ts=6a4614f6 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=9Ojz-Py7MuQnRvcrkDsA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-07-02_01,2026-06-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 phishscore=0 impostorscore=0 clxscore=1015 bulkscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607020076 Mahua is based on Glymur but uses a different QREF topology, requiring distinct regulator lists and clock descriptors for its PCIe clock references. Add mahua-specific regulator arrays and clk descriptor table, and use match_data to select the correct descriptor table per compatible string at probe time. Signed-off-by: Qiang Yu --- drivers/clk/qcom/tcsrcc-glymur.c | 136 ++++++++++++++++++++++++++++++++++++++- 1 file changed, 133 insertions(+), 3 deletions(-) diff --git a/drivers/clk/qcom/tcsrcc-glymur.c b/drivers/clk/qcom/tcsrcc-glymur.c index e0b545258ba4..37ad53b0d93d 100644 --- a/drivers/clk/qcom/tcsrcc-glymur.c +++ b/drivers/clk/qcom/tcsrcc-glymur.c @@ -12,6 +12,11 @@ #include +struct tcsrcc_glymur_data { + const struct qcom_clk_ref_desc * const *descs; + size_t num_descs; +}; + static const char * const glymur_tcsr_tx0_rx5_regulators[] = { "vdda-refgen3-0p9", "vdda-refgen3-1p2", @@ -56,6 +61,43 @@ static const char * const glymur_tcsr_tx1_rpt34_rx4_regulators[] = { "vdda-qrefrx4-0p9", }; +static const char * const mahua_tcsr_tx1_rpt01_rx1_regulators[] = { + "vdda-refgen3-0p9", + "vdda-refgen3-1p2", + "vdda-qreftx1-0p9", + "vdda-qrefrpt0-0p9", + "vdda-qrefrpt1-0p9", + "vdda-qrefrx1-0p9", +}; + +static const char * const mahua_tcsr_tx1_rpt012_rx2_regulators[] = { + "vdda-refgen3-0p9", + "vdda-refgen3-1p2", + "vdda-qreftx1-0p9", + "vdda-qrefrpt0-0p9", + "vdda-qrefrpt1-0p9", + "vdda-qrefrpt2-0p9", + "vdda-qrefrx2-0p9", +}; + +static const char * const mahua_tcsr_tx1_rpt0_rx0_regulators[] = { + "vdda-refgen3-0p9", + "vdda-refgen3-1p2", + "vdda-qreftx1-0p9", + "vdda-qrefrpt0-0p9", + "vdda-qrefrx0-0p9", +}; + +static const char * const mahua_tcsr_tx1_rpt345_rx3_regulators[] = { + "vdda-refgen3-0p9", + "vdda-refgen3-1p2", + "vdda-qreftx1-0p9", + "vdda-qrefrpt3-0p9", + "vdda-qrefrpt4-0p9", + "vdda-qrefrpt5-0p9", + "vdda-qrefrx3-0p9", +}; + static const struct regmap_config tcsr_cc_glymur_regmap_config = { .reg_bits = 32, .reg_stride = 4, @@ -145,17 +187,105 @@ static const struct qcom_clk_ref_desc * const tcsr_cc_glymur_clk_descs[] = { }, }; +static const struct qcom_clk_ref_desc * const tcsr_cc_mahua_clk_descs[] = { + [TCSR_EDP_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_edp_clkref_en", + .offset = 0x60, + .regulator_names = mahua_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt0_rx0_regulators), + }, + [TCSR_PCIE_2_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_pcie_2_clkref_en", + .offset = 0x4c, + .regulator_names = mahua_tcsr_tx1_rpt01_rx1_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt01_rx1_regulators), + }, + [TCSR_PCIE_3_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_pcie_3_clkref_en", + .offset = 0x54, + .regulator_names = mahua_tcsr_tx1_rpt012_rx2_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt012_rx2_regulators), + }, + [TCSR_PCIE_4_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_pcie_4_clkref_en", + .offset = 0x58, + .regulator_names = mahua_tcsr_tx1_rpt01_rx1_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt01_rx1_regulators), + }, + [TCSR_USB2_1_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb2_1_clkref_en", + .offset = 0x6c, + .regulator_names = mahua_tcsr_tx1_rpt345_rx3_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt345_rx3_regulators), + }, + [TCSR_USB2_2_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb2_2_clkref_en", + .offset = 0x70, + .regulator_names = mahua_tcsr_tx1_rpt345_rx3_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt345_rx3_regulators), + }, + [TCSR_USB2_3_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb2_3_clkref_en", + .offset = 0x74, + .regulator_names = mahua_tcsr_tx1_rpt345_rx3_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt345_rx3_regulators), + }, + [TCSR_USB2_4_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb2_4_clkref_en", + .offset = 0x88, + .regulator_names = mahua_tcsr_tx1_rpt0_rx0_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt0_rx0_regulators), + }, + [TCSR_USB3_0_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb3_0_clkref_en", + .offset = 0x64, + .regulator_names = mahua_tcsr_tx1_rpt345_rx3_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt345_rx3_regulators), + }, + [TCSR_USB3_1_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb3_1_clkref_en", + .offset = 0x68, + .regulator_names = mahua_tcsr_tx1_rpt345_rx3_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt345_rx3_regulators), + }, + [TCSR_USB4_1_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb4_1_clkref_en", + .offset = 0x44, + }, + [TCSR_USB4_2_CLKREF_EN] = &(const struct qcom_clk_ref_desc) { + .name = "tcsr_usb4_2_clkref_en", + .offset = 0x5c, + .regulator_names = mahua_tcsr_tx1_rpt01_rx1_regulators, + .num_regulators = ARRAY_SIZE(mahua_tcsr_tx1_rpt01_rx1_regulators), + }, +}; + +static const struct tcsrcc_glymur_data tcsr_cc_glymur_data = { + .descs = tcsr_cc_glymur_clk_descs, + .num_descs = ARRAY_SIZE(tcsr_cc_glymur_clk_descs), +}; + +static const struct tcsrcc_glymur_data tcsr_cc_mahua_data = { + .descs = tcsr_cc_mahua_clk_descs, + .num_descs = ARRAY_SIZE(tcsr_cc_mahua_clk_descs), +}; + static const struct of_device_id tcsr_cc_glymur_match_table[] = { - { .compatible = "qcom,glymur-tcsr" }, + { .compatible = "qcom,glymur-tcsr", .data = &tcsr_cc_glymur_data }, + { .compatible = "qcom,mahua-tcsr", .data = &tcsr_cc_mahua_data }, { } }; MODULE_DEVICE_TABLE(of, tcsr_cc_glymur_match_table); static int tcsr_cc_glymur_probe(struct platform_device *pdev) { + const struct tcsrcc_glymur_data *data = device_get_match_data(&pdev->dev); + + if (!data) + return -ENODEV; + return qcom_clk_ref_probe(pdev, &tcsr_cc_glymur_regmap_config, - tcsr_cc_glymur_clk_descs, - ARRAY_SIZE(tcsr_cc_glymur_clk_descs)); + data->descs, data->num_descs); } static struct platform_driver tcsr_cc_glymur_driver = { -- 2.34.1