From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 982F73B47F1 for ; Fri, 3 Jul 2026 10:04:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783073076; cv=none; b=RIDDnvqHJNz8zRKPvC8iWfZvWmjoQK+Crm75RbUAGNoatBXgHvM+hbejDgrw04V5qwNIsRCKVB7SPmZypMCOkb+szSh29SjZkzLR7Z9lKzycQdWKbixHcGAX9uBb7ehhivtdnhk+tQj7w64j1O3LjWoq+QWO88Ccfrfj1cg1WPI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783073076; c=relaxed/simple; bh=+aK9kvGHZhm1bGs/Wkf1edno9WOKBO800F/6MDlu6DY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=i4N48fNL78RydkzSCNYVDS077LwECxR6ewYMDi1jBJJMNraDh7Vpy1tnP4wy0LqUjzMgIc3rGGkIUduy6kC/VDUgvjR5IEoYgTexgL7M8pKnr29AObTRgDeVVscvSYLg4yZM1RVPRQ+vp0oLofn77q92yUHNWcJmwBaTZ3WD7YI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ul47y63m; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CtXQevSU; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ul47y63m"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CtXQevSU" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6635sDme3127095 for ; Fri, 3 Jul 2026 10:04:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 79FJThuLWiI8wI4jTZg4M5KJaU3sfd86ekhAyk1kKTw=; b=Ul47y63mZ/6v7clO HAyrat3skp5YfrHzuoJ279L3m1GO3pTbyAQqkkONmw9kw0dtzOjHb+bk7DRbKcZv Echx/lQU5cbXKd1pkoJe/16GWkzmkG8ZN/+JjR2Q98CUZdA/favHQkn0t9nXqfub gPp6QFry7CrM9V6ROH8uUS2JXaqZfkYJQgL8G3E4IKl26vW90HS0FWgO2gw/H9YD rvrxu+3DUbWNoPsIDJgziG0Rt8xVkZf7Os9Kvp0k/4qRxenuZVrSkC6PrAcJVq+O a8F64Fo6khu3dCJ8k45LsQjLFb1IJmcB8I7IT9dNBf7ba4MrRN98bnvYE91aZ8Sh UeQKFg== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4f5tpnkw0w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 03 Jul 2026 10:04:33 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-92e55721a8cso34072285a.1 for ; Fri, 03 Jul 2026 03:04:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1783073073; x=1783677873; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=79FJThuLWiI8wI4jTZg4M5KJaU3sfd86ekhAyk1kKTw=; b=CtXQevSUJ1BXqeDKhrSFw0gfEZZCaw2+T9tI9aEAfvlqGA2kiiuTu+TlQVjSYPy29s bL/LxzD5aDQJR/giEfO8qv9PVPixs4WsXeWmy5IOP3zH6cTSZzmBfyCLPplr/d00uPJT 4en44dqd32RsI4wHi2e3193gVnu9FeDy3LXqo3yRA0bAPStZs4kORISBhIydpYr+EBbn lf3P+Yjt5MhQIcVqWOXbakUITLDy0WzNlISrMwGTW0uysYxepiQ0N8mTS1zuA/+QLGrf F+peScO3NIRPuAJ7BBbJXZ6ByxCktEAK+tquwuau3uHgzpjcPZKlwUle+QdWCyC0xNEn uKig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783073073; x=1783677873; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=79FJThuLWiI8wI4jTZg4M5KJaU3sfd86ekhAyk1kKTw=; b=PuUyZkUZ7XpQl9EwLYEubEvUxWDFXfv9mHMQfa+qqqumOrKbpLVklpX7IvzGfK5nwl wwuWKIecVdiHttXC+ieHjG9QDj/aTKaukzBwQ8VLDmsqT1qZ7prhmvwNAFaYg2PYF1f8 iIguL3q7WeyKNGHqeHlX77lan/iwlKHh2F/Vrhqc4ACXNbEmoxTmlgZunkyAjE2nZYh8 nby2/z/D3WEk7oBod9b+trD7u8pq3Aoish1pSgZZD/eyggoiDZZVuP6UWvwQbbzgU1H6 cuTksHauB+Xzzmi6WJcJK5fyZYrVsEDvpBW2ZclhQKt2bScHKAK92p90mBuqNifJN4yb gQVA== X-Forwarded-Encrypted: i=1; AFNElJ9O9F7yV/Q6A3fguL0zcXLFpG3+8xcin2bK4SvAQCGMkxz/XUtb9eDBGKL9oez8jv8AaOhrHxKwA/rhQTE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw6ODioBpEm6SaOKQxvn0HMKFkHBv0xHDno/3BjGMUKpqLHYTIO E126sYEqsPtSejqCYXa9K3e2X1xtr3U27iqGUYXAoGyUqspx7g6lem01HFVy7rGrkHaKcZvo8WV y+rj2v6ZK9eST42gi1ZnWF5KGgzcIwWHUjZsi31jv3IwB6DQZ4n3cpIPMibly6HD/fLw= X-Gm-Gg: AfdE7clRhFJncUoZniF8X3QsEphBJfgNpoTqNgwsLePeXwSHy2ZgBGTCNY9dSuE6Cis +uINMcpRyeygukyQsZxCN9X4L/uQDxQYJJSvLHLtI+CYdFf/leOLJJ34V4uy/9HqKCgIcof7V3h 3AXaqWU8PmI9m6Pyoh1Kh0OdpMFqPN/cg8gqWu6NGhSOkAot0LR7hMVHObRMCiIuAFo+AEIzZQ+ uJnYlfa6qVFPDFXatoL17HfKxupUKkZx15dOXsxkDyKh4z/08cG5ozyYnIe7KiBRBnpHnLxFPES hLbHp3ehrE8HHY9a9yS8O4MFdAxCs5NfGIGHqPncDDUCbVF689hpOpHH8szZuY8zfOy/txlqTvg dMcJj69teADsDkyzS3ulEIRgI9Tg9t9j3WdI= X-Received: by 2002:a05:620a:800a:b0:92e:600d:b9e3 with SMTP id af79cd13be357-92e784e84c3mr1205443585a.51.1783073072628; Fri, 03 Jul 2026 03:04:32 -0700 (PDT) X-Received: by 2002:a05:620a:800a:b0:92e:600d:b9e3 with SMTP id af79cd13be357-92e784e84c3mr1205438185a.51.1783073071985; Fri, 03 Jul 2026 03:04:31 -0700 (PDT) Received: from [127.0.1.1] ([178.197.223.174]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-493ccd9d607sm51353505e9.2.2026.07.03.03.04.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Jul 2026 03:04:30 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 03 Jul 2026 12:04:03 +0200 Subject: [PATCH v3 5/7] clk: qcom: Add defaults for desired arm64 drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260703-clk-qcom-defaults-v3-5-78894525e54a@oss.qualcomm.com> References: <20260703-clk-qcom-defaults-v3-0-78894525e54a@oss.qualcomm.com> In-Reply-To: <20260703-clk-qcom-defaults-v3-0-78894525e54a@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Brian Masney , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Konrad Dybcio , Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=12243; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=+aK9kvGHZhm1bGs/Wkf1edno9WOKBO800F/6MDlu6DY=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqR4kY3Cm3l//WeHPOULPhTHFmpuXoFzkow6eN/ lVDiavbfNCJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCakeJGAAKCRDBN2bmhouD 16tVD/9EIr9Rs1wZqnvLbTZdf2mOUWQq0A4nQP7tZaNwPQdAb9aupr3OGD+gok1cCm8gxTEzzKy KG33mPRPH+rnCh0QGYFGYpDE4ts3lD9jDWM49xaAsKjJqq8bzXOJ053f/nYQtvt10xg5agwo5GO 9eWHONCZFt/zPMZeJ0CiUy4NxhQMPkDjkCxlCgvoZOnyzFUM4VcL2qS9g+C6lqxjdqcb8fXCiyr M4VpsRYONEh2BK93YR68S81y4+xkCU7uDHF+7AwRLV+3du1rQfjfXN5lwfogoFziYYL1jywwPJw CC7MNqX9CHw57PN1fP93LxrdMOdeu4DmyiEKmqAZ/Y+JHy7UGyR3xr/KWt/G8+wongN7JOhXKqT A7o7S2CiuxPXqtXy3xar0w8wkHD++7gHGL3BZn701otlBHUQU0375NBmO+GL64ni50TtTpuVE2q P7DLsqg/BzwoeLupwwpNXt5QXN9Nxoxm21+6Ffnrg5Rsc/MSm97nYg8/CAOhfBxUd50gq7L8JXh fyJ7Ch4gBcltBNR0zPTzV6Vi8TQeWhKpUII5aZr8oG1sgCS4woXlLpRPaCIUPih4d6wHt4W6R3S xGGs9d6QMlCqKfi7H2hMdgFiJxp6sLe22fdqutkliHmVL0EfCCsJ1/aosrGL/UIu6eJrEM471sV C/MRPHGDM+fQoNw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: oCaHVJSNcUTmIHkZHX6n6kGvIKXtSXSh X-Proofpoint-ORIG-GUID: oCaHVJSNcUTmIHkZHX6n6kGvIKXtSXSh X-Authority-Analysis: v=2.4 cv=UMft2ify c=1 sm=1 tr=0 ts=6a478931 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=N6niishs+lR9UBL1FN3Qrw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=oRM-sv2Ew5iZelD02ewA:9 a=_dTl747PDKSlraET:21 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzAzMDA5NyBTYWx0ZWRfX2acYxJvOnHhO LoRC4WwMyOAivGymUx6NrLLuB8Vd8AG0bZJPJiQYFlxYLH6IFyIK6OGcQtIuIgGhpbpjUFMfNrx jdcl7l4cMcfCvMbpdw+3zn6vTym4p4Y= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzAzMDA5NyBTYWx0ZWRfX2prriUB/Oz7D ZCQj+0nZBmF8VlaACmx8VY8+WN50WxneEziGqtx0u9VRt0kohl0kHTD1R2xJ5GzHWTuby+nz1+k te2HPAPH/NgD3DxpVlLjUOYhL69m2PCPxSQc5Oe9/FD8rjBuClZMu2VS8xtHnH6uH18f9E/cHGG jf4i0/dW4KAYcatl/5QuRGrj2eYMg9c1GsKRs94MVs55T5JRgUOFII7ft/LO/Y0fnpxTQOWfD1a rmjXhKzbdy3ijEE6QqRO5+Aovp/98O8eOd5/qIjxhNT0FASV/h4rXNfI7OgMaLcS0wUXhXrpNXY ysAu9UzmcL23xOm+oIS4Hyc2c4tTAjL5ZUfnSZuzRJFFkW35H8vLS9KpWyAGjEYrx99NpkwH/52 IJJ5GbTITDDQH/g3hVObcd+klgA9Ij13KsERIgaewDkg1700oHsc4c+D64ya/nm+pGByJzX6HDZ /q90+9SoMUSfOCMgPgA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-07-03_02,2026-06-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 lowpriorityscore=0 suspectscore=0 phishscore=0 priorityscore=1501 bulkscore=0 impostorscore=0 spamscore=0 adultscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607030097 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Enable drivers for upstreamed or being upstreamed SoCs, which are not yed enabled in defconfig: Glymur, Hawi, Nord, MSM8976, MSM8998 (GPU CC), SC7180, SC8180X, SC8280XP, SC7280, SDM660, QDU1000, SM4450, SM7150, SM8150, SM8450, SM6125, SM6375. Note that main GCC clock controller drivers are usually already enabled for these. Reviewed-by: Konrad Dybcio Signed-off-by: Krzysztof Kozlowski --- Changes in v3: 1. Make builtin SDM_GCC_660 (Konrad) Changes in v2: 1. Add defaults for: MSM_GCC_8976, MSM_GPUCC_8998, SDM_GCC_660, SDM_MMCC_660, SDM_GPUCC_660, HAWI 2. Drop the Konrad RB tag, considering above a significant change. --- drivers/clk/qcom/Kconfig | 36 ++++++++++++++++++++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 11adab354eb1..5b421bee001e 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -73,6 +73,7 @@ config CLK_GLYMUR_GPUCC tristate "GLYMUR Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on GLYMUR devices. Say Y if you want to support graphics controller devices and @@ -91,6 +92,7 @@ config CLK_GLYMUR_VIDEOCC tristate "Glymur Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the video clock controller on Glymur devices. Say Y if you want to support video devices and functionality such as @@ -161,6 +163,7 @@ config CLK_NORD_GCC tristate "Nord Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Nord devices. Say Y if you want to use peripheral devices such as UART, @@ -350,6 +353,7 @@ config CLK_HAWI_GCC tristate "Hawi Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Hawi devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -358,6 +362,7 @@ config CLK_HAWI_GCC config CLK_HAWI_TCSRCC tristate "Hawi TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Hawi devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS. @@ -683,6 +688,7 @@ config MSM_MMCC_8974 config MSM_GCC_8976 tristate "MSM8956/76 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8956/76 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -738,6 +744,7 @@ config MSM_GPUCC_8998 tristate "MSM8998 Graphics Clock Controller" select MSM_GCC_8998 select QCOM_GDSC + default m if ARCH_QCOM && ARM64 help Support for the graphics clock controller on MSM8998 devices. Say Y if you want to support graphics controller devices and @@ -807,6 +814,7 @@ config QCS_GCC_404 config CLK_NORD_TCSRCC tristate "Nord TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Nord devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS etc. @@ -867,6 +875,7 @@ config SC_CAMCC_7180 tristate "SC7180 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -888,6 +897,7 @@ config SC_CAMCC_8180X tristate "SC8180X Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8180X + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8180X devices. @@ -920,6 +930,7 @@ config SC_DISPCC_7180 tristate "SC7180 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -1036,6 +1047,7 @@ config SC_GPUCC_7180 tristate "SC7180 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7180 devices. Say Y if you want to support graphics controller devices and @@ -1065,6 +1077,7 @@ config SC_LPASSCC_7280 tristate "SC7280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the LPASS clock controller on SC7280 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1106,6 +1119,7 @@ config SC_VIDEOCC_7180 tristate "SC7180 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the video clock controller on SC7180 devices. Say Y if you want to support video devices and functionality such as @@ -1134,6 +1148,7 @@ config SDM_GCC_660 tristate "SDM660 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SDM660 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1144,6 +1159,7 @@ config SDM_MMCC_660 depends on ARM64 || COMPILE_TEST select SDM_GCC_660 select QCOM_GDSC + default m if ARCH_QCOM help Support for the multimedia clock controller on SDM660 devices. Say Y if you want to support multimedia devices such as display, @@ -1154,6 +1170,7 @@ config SDM_GPUCC_660 depends on ARM64 || COMPILE_TEST select SDM_GCC_660 select QCOM_GDSC + default m if ARCH_QCOM help Support for the graphics clock controller on SDM630/636/660 devices. Say Y if you want to support graphics controller devices and @@ -1187,6 +1204,7 @@ config QDU_ECPRICC_1000 tristate "QDU1000/QRU1000 ECPRI Clock Controller" depends on ARM64 || COMPILE_TEST select QDU_GCC_1000 + default m if ARCH_QCOM help Support for the ECPRI clock controller on QDU1000 and QRU1000 devices. Say Y if you want to support the ECPRI @@ -1276,6 +1294,7 @@ config SM_CAMCC_4450 tristate "SM4450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the camera clock controller on SM4450 devices. Say Y if you want to support camera devices and camera functionality. @@ -1293,6 +1312,7 @@ config SM_CAMCC_7150 tristate "SM7150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_7150 + default m if ARCH_QCOM help Support for the camera clock controller on SM7150 devices. Say Y if you want to support camera devices and camera functionality. @@ -1310,6 +1330,7 @@ config SM_CAMCC_8150 tristate "SM8150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SM8150 devices. @@ -1329,6 +1350,7 @@ config SM_CAMCC_8450 tristate "SM8450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the camera clock controller on SM8450 or SM8475 devices. Say Y if you want to support camera devices and camera functionality. @@ -1366,6 +1388,7 @@ config SM_DISPCC_4450 tristate "SM4450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_4450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM4450 devices. @@ -1387,6 +1410,7 @@ config SM_DISPCC_6125 tristate "SM6125 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6125 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6125 devices. @@ -1397,6 +1421,7 @@ config SM_DISPCC_7150 tristate "SM7150 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_7150 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM7150 devices. @@ -1429,6 +1454,7 @@ config SM_DISPCC_6375 tristate "SM6375 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6375 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6375 devices. @@ -1504,6 +1530,7 @@ config SM_GCC_6125 tristate "SM6125 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6125 devices. Say Y if you want to use peripheral devices such as UART, @@ -1523,6 +1550,7 @@ config SM_GCC_6375 tristate "SM6375 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6375 devices. Say Y if you want to use peripheral devices such as UART, @@ -1532,6 +1560,7 @@ config SM_GCC_7150 tristate "SM7150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM7150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1622,6 +1651,7 @@ config SM_GPUCC_4450 tristate "SM4450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM4450 devices. Say Y if you want to support graphics controller devices and @@ -1641,6 +1671,7 @@ config SM_GPUCC_6125 tristate "SM6125 Graphics Clock Controller" select SM_GCC_6125 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6125 devices. Say Y if you want to support graphics controller devices and @@ -1650,6 +1681,7 @@ config SM_GPUCC_6375 tristate "SM6375 Graphics Clock Controller" select SM_GCC_6375 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6375 devices. Say Y if you want to support graphics controller devices and @@ -1750,6 +1782,7 @@ config SM_LPASSCC_6115 tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6115 + default m if ARCH_QCOM help Support for the LPASS clock controller on SM6115 devices. Say Y if you want to toggle LPASS-adjacent resets within @@ -1810,6 +1843,7 @@ config SM_VIDEOCC_7150 depends on ARM64 || COMPILE_TEST select SM_GCC_7150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM7150 devices. Say Y if you want to support video devices and functionality such as @@ -1832,6 +1866,7 @@ config SM_VIDEOCC_8150 depends on ARM64 || COMPILE_TEST select SM_GCC_8150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8150 devices. Say Y if you want to support video devices and functionality such as @@ -1853,6 +1888,7 @@ config SM_VIDEOCC_8350 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8350 || SC_GCC_8280XP select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8350 or SC8280XP devices. Say Y if you want to support video devices and functionality such as -- 2.53.0