From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D66B1349B02 for ; Fri, 3 Jul 2026 06:51:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783061517; cv=none; b=qvppQ8P1oEyXrhl5X8phxM/3lqiHKLslEzZ6wGQpkaEjBR2dqTvNGmcymr4FzsmxHNLJlYmUeSbj97LMMaPY5PNiUaI69KTEIl0eP2vxJVb9iLAJ4cv5fwS2Gh5etM8/jV2kZ0YCOxA/fusVZnUonde3IBxwGRaYLtaGUIdW1+Q= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783061517; c=relaxed/simple; bh=QGlJqg03ZdMuDaIsMrA23hhc5s89rjWq4ym3XRlGfDY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=CW3zygNDN4b1n/ac0JHpVO9J4OFjLv81WnBCkuoa/mt2QueEz+iNwbgUlxJPVO0u8rGCkT0D8KHyqe1DLTeUApo0wHYbOZYm3WmmKnrYp9K72FLwJjUrTM2wANUVUJSKiH08XnPn9Co0sp4mj6SQg7ob21SUySMIacRi2y5OhfA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=kpCLQ0Mr; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="kpCLQ0Mr" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-c124c3c876aso26233066b.1 for ; Thu, 02 Jul 2026 23:51:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1783061514; x=1783666314; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Y9eicy7qFkVmMZW611/qMDh6GaEBG59Bdrl7IT5yIvE=; b=kpCLQ0MrgRLiIQbqfXHNJDo/omk/oKorutQSlsylMJC/aB6CNvzPcd+ybzXgP0lYnv PXbf2OfsFi5uHiSV2jDcwDWuREHkjcJG30cw4gMTNr1ZR9luKDxhIBsRmLEgagVX5Fbs ue4d4usviparMWTbdP5RSSIrW2CegBSDUUhqw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783061514; x=1783666314; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Y9eicy7qFkVmMZW611/qMDh6GaEBG59Bdrl7IT5yIvE=; b=PzFNUo7jiXAEnK8sQsOfBSYKwXMaxsiEgQ7M6S8GFUp/kjEhVjx0TUZCEHWSH6QQ7x RZBLz6lHtY5Tvsy9aVmKHx2Lc4WbUUCgUiVmeyWlaJ6FfhPsvjItPvZCRe8wbaGSZ59q 07zUEmqZStVmaLGYhyjVou/9Udqp56iV8AtBWY3ra0zhUVLXug6hCVj4CXsfKzXy2nv4 98+2mJEZnEwsmpiQJn82cjOHe7Cq9HSA5t0JFgpT/YBQswGDFZvwz0HXxzGnIOuTpRHD Lwr29k2nYL+tZo5K4NQIB8WTr6ZNBh7Xkqlofg9vLyB8MkKt4eyZrZQ3TXdR0THaq70s XeHw== X-Gm-Message-State: AOJu0YzelXTEPa/OKH/5E/+CKJ1B7nXa8Eg+GYX9iHyVg8QSOQmVED1W ZqlIkXicdejqY4AGzeHoE/XmrEPhT5G0ZlvApZYoSighygwZ79nxYhmmViBaj8PV0k663Jn6qXH d1ytsuJ0= X-Gm-Gg: AfdE7cm2OgmbmX9sSjHKfI4tlelZ7K8zidTcSUPJwAOG61IG6RFf/qoGjHbE3W4iOJL zIQGGJE0SfUuNEM7xnQXCl5CDPtPxnrmxqnQwlpCrg0qVuXSxCz03NYKLuoLrMHYPhybJk2a86H pOu4bqPUVXOjc1wI4h4Ev/wHIVQh8RbVDKCOBwup5Y2O5g8aTanmaTCfBVl1HG0RDMYU/W3zZtx x2ofpEG/WPKb3cLl38zUya01HUoszoyJveIudePURlzDLba8B61ecNuhJ6GuZgZBBIIdCxsIgB+ 56yOO54YFqdpP0wjsAZ3MuLx9W/JFvw8xscEQf14+4thHZo3EWCGDI3GEAS+OxMd5NGiuZNKGbn LxDSs5uTeNbRC4yhoHjjaENzxewlV0mnsPMCxYWb7bsBTaBOEYngrlqHCjq9+R36T2Hf3mMWJ5L ef3Il/Hbt5NVSLO6wIsT/ZBuRtNUEZuIdRQ0xiKigbUml/f8tkPNV5C9WjY/yS/wPH0Laop8ro0 hlB0Mqktoc= X-Received: by 2002:a17:907:6eac:b0:c0c:bc4d:77e1 with SMTP id a640c23a62f3a-c12ae7af191mr400864966b.37.1783061511326; Thu, 02 Jul 2026 23:51:51 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.43.95]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c12b62c4695sm235462866b.44.2026.07.02.23.51.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 23:51:50 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 09/16] arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 Date: Fri, 3 Jul 2026 08:48:59 +0200 Message-ID: <20260703065110.1433283-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260703065110.1433283-1-dario.binacchi@amarulasolutions.com> References: <20260703065110.1433283-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the pwm2 and pwm4 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index 6482dd47e977..695c9d771853 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -433,6 +433,23 @@ pins { }; }; + /omit-if-no-ref/ + pwm2_pins_a: pwm2-0 { + pins { + pinmux = ; /* TIM2_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + pwm2_sleep_pins_a: pwm2-sleep-0 { + pins { + pinmux = ; /* TIM2_CH1 */ + }; + }; + /omit-if-no-ref/ pwm3_pins_a: pwm3-0 { pins { @@ -450,6 +467,23 @@ pins { }; }; + /omit-if-no-ref/ + pwm4_pins_a: pwm4-0 { + pins { + pinmux = ; /* TIM4_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + pwm4_sleep_pins_a: pwm4-sleep-0 { + pins { + pinmux = ; /* TIM4_CH1 */ + }; + }; + /omit-if-no-ref/ pwm8_pins_a: pwm8-0 { pins { -- 2.43.0