From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4858F38F247 for ; Fri, 3 Jul 2026 06:51:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783061509; cv=none; b=bVfaEzlFbjhIQjoouk4Y+/eMInoBYYHhArV7/qviL3w746Rv5WLtiskLlfxNLzkil3mutei+UignB6+J8fjchiu8L7HNDENUmnwSmf3cRFXZtMWXSRd+++days3HYIyPYXRLvcNLADV5MZTFrRfqGlXaAquh/BJqT2YLSClMLmI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783061509; c=relaxed/simple; bh=G0RotCdUQw1WugxF+88UN4SxQ5ZKhA/qabP0Le2jF1o=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EwyS9BJJ6H8P7wGWr/+0yRScS0gskOY7ZzPExxhOIpzHs/VqHfRBWfhD6Eg3NAMvyZgTWpGzSYC6OsOFm9EyYEg+XGIMAShel9UCSm1mC58CuuI0maZ4V8Tk6YZkTURgTsOvPd+uzxiXZChy2TXr3LVq70nv27r07lFPr8up4uQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=KpHiPGm7; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="KpHiPGm7" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-c08acccf4a4so21983166b.3 for ; Thu, 02 Jul 2026 23:51:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1783061507; x=1783666307; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=KpHiPGm7kIXI9c+lxhG/D23RyK4WapFaij4zvglV3NE6MOdJi0QRiqSK38SkYSvlGg C7ZVvs+UE7lytLDsqCxcZgZ7PWZ+YpRxIaG67B4hTg4lbmrvDs/3qAT/LYfag4i3+/jS PBiLdfa9qCsqZyeLf5nBWHaYhjIICF60WHYSs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783061507; x=1783666307; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=PJq+0MPgxOgb71DSk49tCt8jjZBiDJcNJMbVixbd3JDa5diHmEwTC1mUI8WWIbkKxg tTRJRygd3Yx5ROy3FCvMJXM4UKmA6CNPOu+obpD2EF6VAYuw448RcIT5OK0S32duT65W YQnJYOEw664BrVVBIvhIfXfJAgujhkRyRtE9fy8pNp5tnBOt3aGzcmjvtm959Si9p2TI QkpX/I37J3EMJ79lx4mCHwByFzcyDmZElndk+FMwG54IDCokBF2WsYnSFnYINgij/PPa bEra8rCLcur34/AGdx6QiqAILP776BvhDFyKuz3jYWxg1nNlCq+wChghHZv2Y1Zr7cCz +3vw== X-Gm-Message-State: AOJu0YzfmabmfZtiYyQRO2EuhIb0rWX447doTyLBGVZld82vlcl57GyK beXlRGtGKx3FjSID9n/Gy2/OwWG2J4Mcc8FXSy1rp4XNYhdPyyrDB2pcxEBUqussHYJNI0pfmaD yxbxBYW8= X-Gm-Gg: AfdE7ckzvCgyOQU362NA5Asz8iCrxH/mifH8p737J7Ss5yyMlL0Ap0iMKUuLCd9GSWO WhZmX+gzezKvekGgrvJ2gCUxLusi2jMmcNqdlYCyyEfdnxJI97AEgPonKoOOJUdK9LZy5ScS75k InpDOtc2cDm73ikWIUl74CQx1bnqsEloXQ4IiThXTJOZFT4HGsChMfWXUfMjZQypfV8InYVwJDs ELYhXUqrnsmcnc2PVP+28o2DLOWCAq0liCBvdbqwnhrdtcu0PikS4vdtKsKQFjx3d1pRh8nEyuA 66/0XJWvpr3/V7BublfqoYSr+1mvP4kaVvus5UyMFN7Dppf9p562iPbhJeuJ3wPiIp8s+5hBtk6 1xLxTd1L0DHjwHPI0618Mdf2Qs31w5tzDWAABhuOlHcMfooRcYZwTMsJYCdeBmSdjoSGmb10qof LWmmQX+lWlPSfo+g0Ymyv9A6RyZ/9fjgfmBKaJUmx1Y2r+MLF9ydZeEFq4bZET5xqCIx3qmAEvs /eIPpiPFyo= X-Received: by 2002:a17:906:d0da:b0:c12:64c6:bd7 with SMTP id a640c23a62f3a-c12a9e053e3mr308332766b.21.1783061506627; Thu, 02 Jul 2026 23:51:46 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.43.95]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c12b62c4695sm235462866b.44.2026.07.02.23.51.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 23:51:45 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 07/16] arm64: dts: st: add ltdc pins for stm32mp25 Date: Fri, 3 Jul 2026 08:48:57 +0200 Message-ID: <20260703065110.1433283-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260703065110.1433283-1-dario.binacchi@amarulasolutions.com> References: <20260703065110.1433283-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v5) Changes in v5: - Increase slew-rate to <1> to support the 27 MHz pixel clock and prevent timing violations. Suggested by Sashiko arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..50f454630cf2 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate = <1>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { -- 2.43.0