From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14D40379EEC for ; Sun, 12 Jul 2026 21:37:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783892259; cv=none; b=UOih9o8rC+MJ4UG4HuKbtGCuyh5a1VAAbvcCnEeNbZaCIncCQyv6P3k/7Yl0wfYXi84tM3VNS/Ty77LW/mDndNwPgLro+7Nk5pcuB8eG+OuBxnV+aKvK3QsZUwUbcDuA6+s2Uc8C7Zf9Uiya9WR8Mb1BHmAwXACTibRlPGyX2e8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1783892259; c=relaxed/simple; bh=VO4t2u2qQdmKg/v0j6i3hHOlLjtd8aS3IHBNDIy+lqo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VEdDBQPPgCo9kvGVfTramFuGnQC3W83O9w0N5hk9IlnyJkyqxAiIvIx9L2IWrig5njv3Q3SLNnhRTIFCINMHhTL8Vt69o1ltrmdsTbvbn1oT2qFzJClqF5cbY3X+M7hyDPpnwii+yAy06B2DB+UTB0AbRqjeWtxhDjefq08Zg4E= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=g74bQ+0u; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="g74bQ+0u" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-2ce7d2adef4so33555565ad.3 for ; Sun, 12 Jul 2026 14:37:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1783892254; x=1784497054; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=oKqwIHEOqJ6y+293+N3845Mk/6weuqq1m5qiev+Nu1w=; b=g74bQ+0uLCeQYX7U9SsmKHBt34Ywdm7xAS5X4JzV9ib1uroytC7zpxPkSYUUPTeEnc 5RpGUs0ZOmJDYg9NWk3x1J5wfjaV5w3cJJCVP6ZMhoUFFFFW+c55MGlHNoj4uKB/gCLi Au2eFeC0zyVL630ZU8YKET2AM+/Kt+yDbx6MD3qr7o8cAVHUklmjucZjkVzHWrhQPcSf 3Q/MmCKo22LGtEsW1udE8PgXsWR9Pocnhtc/qKtcDEicyxeNg2lhcTluu2aB/RY6aANK tOeTjqr+pegTkO8hqWn/pfyhhGr1l5kWXKSRdGhTl+qShmrp3+Z+HFXToXVgyfzzHk5y dLqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783892254; x=1784497054; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=oKqwIHEOqJ6y+293+N3845Mk/6weuqq1m5qiev+Nu1w=; b=aN/l7ftm6O2J5LBtxjNc+PpPdZ0s2PxDzYWOrs/eCjQZaaPAxg+ubBO8Ffazwf8nVm 4qM4XlSj5WhT+MwVWCfpblWsPaJncM2J2J+NMjsSUKpNkDLmfzVtrrBms19uumtm8lvE Zx4AX5tsXOUKA99vNgRt4qqFsNHGk8UbYEYRvWAp/3UTY5IebK+WWFB+Jm70DawGgIW9 QJDvusxwSbVfPCLPgKGycfh7Bt+jYUm9yT70gFAI2mFN0P3sm82GNCZc7V9qL6AcEmbT Gyi+Oj7xg6aabeuwWTiOy06lFRIkRvFM3KrT1wCTwhCvsyDaWbnu/8L7//G6R/hQ9Wkh dePA== X-Forwarded-Encrypted: i=1; AHgh+RpB3/UtgitJCN+oRstp952w+z10Ic/bUoHHRTjtlaRTCsZiR2OvfsQ+/Oa5uQ1/kx85fRy+Nb30CHxT3eE=@vger.kernel.org X-Gm-Message-State: AOJu0YxryhOashwgToQwhuxf8BzwRa5HGGtZcKOhzlfP/3g1FRVZWdv/ iAzYw3+CYn0Irk9ed2TG0VPtvI0zGd5YTJorCZuN+66ScMJMxoEoaArR X-Gm-Gg: AfdE7ckD8RUBA9ILR8KNhEu5ILcEp7iMHsAQ8xD64u1m5Hm48welefzVqQRi+qHzddQ 24aKXrXpSYPwPfxV6TnteUqAXkw90sR4W16hM50nFtPzQPK4G1vOB+XtiYiHXj168lBywvhYng7 LfIskXM38e9JHo6uK27VaCtsuIEdso/YD6XYY4SXdxGGFKtv8HTGdxSSXJhnciXW/0Q+cVa5H6w veUEC+AqA8oVK9U4JyD6a4qRj5QBlHZeQmzp0ftu77++Gd6IQDRUA4Z9HYOA/wIlmsOuZjkcnv8 5yVdMS36qE+X72trm7I1kbyn82aU+X7gi0CgczE+03hTcKay9P7efo+VYJiQPiVhag3UvqF536S d0ndHnC2qZIbe2bAoSrdneuEfY+a3oFRTjqn4ql9mzt04XdCDLHO4hRrTGTLtQ3KJkEKlfPowOx AvcjQVb+mSmwCoWvhcK0lEO/3UTkHRR1GW1l9N00Locq+ufIiu4gcoyO745T1TAB8B7a0P4aHDW vMUbTYO4pQcnzhx1Vbi1EfLxoYwNnKbYY1wv+8k9SqpgjKOUH0CaJ6ZOsDpz1JPKQ== X-Received: by 2002:a17:902:db0e:b0:2cc:80c5:73be with SMTP id d9443c01a7336-2ce9f04da7bmr57517825ad.40.1783892254464; Sun, 12 Jul 2026 14:37:34 -0700 (PDT) Received: from ryzen.lan ([2601:644:8000:7a86::e35]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ccc9bfb7aesm89082605ad.29.2026.07.12.14.37.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 12 Jul 2026 14:37:33 -0700 (PDT) From: Rosen Penev To: linux-ide@vger.kernel.org Cc: Damien Le Moal , Niklas Cassel , Jeff Garzik , Mark Miesfeld , Rupjyoti Sarmah , Prodyut Hazarika , linux-kernel@vger.kernel.org (open list) Subject: [PATCHv4 3/4] ata: sata_dwc_460ex: fix clear_interrupt_bit() clearing all pending interrupts Date: Sun, 12 Jul 2026 14:37:27 -0700 Message-ID: <20260712213728.824420-4-rosenp@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260712213728.824420-1-rosenp@gmail.com> References: <20260712213728.824420-1-rosenp@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit clear_interrupt_bit() ignores the bit argument and performs a read-write-back of the entire INTPR register. If INTPR uses standard Write-1-to-Clear semantics, this clears every pending interrupt bit, not just the intended one. Coalesced interrupts (e.g. DMAT + NEWFP) would be cleared together, silently losing the second event. Write only the specific bit to clear so that other pending interrupts are preserved. Fixes: 62936009f35a ("[libata] Add 460EX on-chip SATA driver, sata_dwc_460ex") Assisted-by: opencode:big-pickle Signed-off-by: Rosen Penev --- drivers/ata/sata_dwc_460ex.c | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-) diff --git a/drivers/ata/sata_dwc_460ex.c b/drivers/ata/sata_dwc_460ex.c index 85c5e67e9175..bc543a408963 100644 --- a/drivers/ata/sata_dwc_460ex.c +++ b/drivers/ata/sata_dwc_460ex.c @@ -394,8 +394,7 @@ static void clear_serror(struct ata_port *ap) static void clear_interrupt_bit(struct sata_dwc_device *hsdev, u32 bit) { - sata_dwc_writel(&hsdev->sata_dwc_regs->intpr, - sata_dwc_readl(&hsdev->sata_dwc_regs->intpr)); + sata_dwc_writel(&hsdev->sata_dwc_regs->intpr, bit); } static u32 qcmd_tag_to_mask(u8 tag) -- 2.55.0