From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F39CE3793B4 for ; Wed, 15 Jul 2026 14:11:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784124687; cv=none; b=WiR/HK9nP4uoKN77ctds23jwZ/eSC5j5BxgwELwAcg4OafHyG2ZPGG/W5b7hn+zbY+HJ/HEKMt9qvDI5g+uw6q9zM2c78062GPM4w227hLAyjI/xTzKLCR+MpkAC4veOBJ6UNC8Dr72rvCWdw0bR1/wlFKlzrulweyxoqyt3kAA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784124687; c=relaxed/simple; bh=Os8dAYcamOJnzmJwoFzvqrtNqrNmAEwuEyi9dkHQWvo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qg2/3ZmgRQVN+x8baz5c9+rpQsalvY5+XgHsU4B7yqTcsdb2o7AHy/AalEFvp+9q/xamrFmY7oHoI9NRl/m1iF81+EXW/SJ2YdCqJOPsXlxQHUKssYFHyF48WfeG4svOQbOMgZGqnGSIv0sqBMqZt19MUHdvHyWq7maOAtbRTaI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XR4554go; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cyhTl/yJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XR4554go"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cyhTl/yJ" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FE3P8r4006708 for ; Wed, 15 Jul 2026 14:11:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XEG8f3Kfr2qhIFwiOsUL7RgFXaPXEOjds0oQ+2XH17o=; b=XR4554gozXNl4XXk 0h60A5r8VAJ9hknUhtKQVwaY0r4thiDXypH+ok0OXpm/+RlCkphTBJLdu7N/hAf4 ZDfk4awK3vwNBErdsGXRJJX192OahlGUyrUgCaUi7FlyRHayrpBPh6IY7jpLWX43 Nq13s2PE5ZmR0RIRbV8smpOFqc4Eq3mrR3BJktCmuor6xK8wrHDLKOvI/6Uufyb6 ZRLPjn9pSek6eR+u/gBiFDvEGBggqEI06u8wYEvbYXV1hcMItrGEWy6AawmiEc7E j8MUcigUPr/sGOzE2lnoWdkohxf5OeopJzEy7f4BB1QOXaE3rTXb8EFSsbqDmaQQ lYL6tA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe6529gf7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 14:11:25 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2cee894b3d8so40547175ad.2 for ; Wed, 15 Jul 2026 07:11:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784124685; x=1784729485; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=XEG8f3Kfr2qhIFwiOsUL7RgFXaPXEOjds0oQ+2XH17o=; b=cyhTl/yJqBXUTx6sdg34tp9rVzfi0/71nxH52RtVPiwP53ekBr1dtGAAt5S1La6MM5 WxC9Jse0o+Q4xTA/Rb3rRgMhK6YMZTkqH4CnmQQcRseqGsn9Go2diI+A52SSpWdilK0q LVKY64CJwvBafJ8dfv2UKpcD674ePl45+Y1+LO/BTyYJbr4mOTbuNHhY9weTuNe6Lwbc JIQocKiC+S0xaF4tLiHCUlE6qvXfvEYcgpJ89hY+2QHyUVSYt9UjotkDUKT6xcbQ2DeS lENS9BMPVHexveDyQztA+YBj6WMFKNq/sDR6mdlJCeSQdGQBbwM/zoICSQDpQoQFoAQ/ Yjbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784124685; x=1784729485; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=XEG8f3Kfr2qhIFwiOsUL7RgFXaPXEOjds0oQ+2XH17o=; b=UoXsuvowRFimuVwL6kpAk3Z2mKlvzUnQ9gIVjsKSyauNFrk4ZjM+nwcpU/r2oxU8OJ /fQOa9StB/mIACqYwIQTWHFr40yLhm/mOH4rznGAP3f8odB3tDmCQsVwUuDSX57OI42h gruFH/4NtXiq2QMBIPS6tmUp3Ys4OmCpgt257N42Ocla9L0Pk4vCEVF2oS/rVlIUWETy Mvb/0QiLCYWDEpFdC/fPjvbxkOkMd+ks2S7wl962LpJMMLIBvc2n0TP0XbwZ6locdT4r XUJXztUiRbvoJDKEQnY4U3A0w4qmy2Eebj4as8IF24n0xGjmi5oJbK0/SCSTlYO0VJ0N qQ6Q== X-Gm-Message-State: AOJu0YwbMrfGjEqstokKEspl64qR/C4pTCWoFrMa392qmmdOEr4oMMpi Z6UHtrQx4+ZEs5+qEsbRkd+TzYek0wTuNX1SiI5jA5rb3tSOpoF/eSt67Lo65+bmpSEHj3VfnfP i7azQ0Oka2cRZNSmdWrZM/BIa/PI0DeZ78AR+FZk1wuKqJycsZxI25xCrE8YMmnwh5VB2bX0DEQ 8= X-Gm-Gg: AfdE7cnQy+K3f6NaUCEVreSkXd4e0p2qHK5QDHbGWz9a/1fAytAnCZDxcdeYZlUi/dO 2Cnjj/14p9cnw2G2CHCtxwmrAygMRFqjFgylR4D1qkYcZclPKiGuvMXKjFLDoae988drjcB4Mxt v6Hwv8pyeE+bmeGeGsMDgqPJfNbv8M0cylgqVRezh3AnH+zQjhJ/Oh2X9AkC8JrNlpKi79gj83N qddPZCjqS8ihJYlsGfYf5kb3DumEdMuI48z7IHcNF6OLneMAfiSRbbFb4DJLcmQKXCHKp+SY8Jw 0C31uJZwFzr07PCdnZ62d83BL14b2KFe1/KSA+3ix2KX+3fpcCFhAY96TH0idsfOpsrzzbV3zDO yTZ8V4M3LJ6Vv2IzM8GzvY9TqABbuMc2l51uSSG3oVSwg X-Received: by 2002:a17:903:32c8:b0:2cc:9179:325 with SMTP id d9443c01a7336-2cf03c10898mr26403535ad.13.1784124684005; Wed, 15 Jul 2026 07:11:24 -0700 (PDT) X-Received: by 2002:a17:903:32c8:b0:2cc:9179:325 with SMTP id d9443c01a7336-2cf03c10898mr26403205ad.13.1784124683532; Wed, 15 Jul 2026 07:11:23 -0700 (PDT) Received: from hu-bvisredd-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2cf1070b68dsm2913215ad.79.2026.07.15.07.11.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 07:11:23 -0700 (PDT) From: Vishnu Reddy Date: Wed, 15 Jul 2026 19:40:05 +0530 Subject: [PATCH v9 11/14] media: iris: Add hooks for pixel and non-pixel context banks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260715-glymur-v9-11-8cf2cbe12a07@oss.qualcomm.com> References: <20260715-glymur-v9-0-8cf2cbe12a07@oss.qualcomm.com> In-Reply-To: <20260715-glymur-v9-0-8cf2cbe12a07@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Dmitry Baryshkov , Mauro Carvalho Chehab , "Joerg Roedel (AMD)" , Will Deacon , Robin Murphy , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stanimir Varbanov , Bjorn Andersson , Konrad Dybcio Cc: linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Vishnu Reddy , Daniel J Blueman X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784124602; l=2481; i=busanna.reddy@oss.qualcomm.com; s=20260216; h=from:subject:message-id; bh=eGnX+6v9T5zpKul/tvLceKVXAucGjQ/Ox0wKkhH16hE=; b=XTUm0A5+WBQQvrJ7bH3a7F4TVZFJ1E+maaDXdHezHIWQ8ibMU6bR/hhxP9jrLE6Vv74l9t2oQ 1tAzf8XbjHrCLajDgBrdQEjQDPrTzAVmlzxoiPx2PFNIOZfVNEss1iS X-Developer-Key: i=busanna.reddy@oss.qualcomm.com; a=ed25519; pk=9vmy9HahBKVAa+GBFj1yHVbz0ey/ucIs1hrlfx+qtok= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDE0MSBTYWx0ZWRfX4TOMZUWdsawD uigbB0V7GI4nkuEgKmLWSb/I5xSWNdyzislNfa6hcfbMvZreuxvLaVNpP1tfFufhq9hNp3InZJw RqKAaT0w7iWrHPxnipjAhQghkZK7GqpWcgJjR43iLSE87a3A07A6AMlgsWoPq+f1ezPmpggE+L8 ycY/ffsRsaScYYbshAcfWbpG45U+Sq34fUwgh7KOKodF5qIKLSiKiBtf/6HcmKNie+EKXikhn0c zq+pyzLdS9dwBkXInDpuLTPpGMnQI9t8JiTx6XyXHya4aZKSMUdGMY0vkRZcrF4pcdMkn+yqcfC Hv+eFPqSzvVGKvPOyEUWvnV9LFGuzAOHSN0TtWHs1Lm2kqFL0MpuzR9QZ+KzLptPFgNXFCKJGIB Rkyekn7QtnGqaBKYlmcmKFdLRhEui9oOF57PCUcrbYIlVOAl98Igy09iFa+rFMJ31Bf8mKoaPRq CiwJHE/NAJTKg/Q8T6g== X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDE0MSBTYWx0ZWRfXzl4IlnHT3eU9 63cwh5DhBy30VjOjMEbsbmnxqeJtQiSuzNIFTAhsLUJ8uFcWBwiFxNNDZvAv1Tjv+j7RZHGqlgt kvT/Kd1xTVqvFoQBM0ftXd37SG54WlE= X-Authority-Analysis: v=2.4 cv=bKcm5v+Z c=1 sm=1 tr=0 ts=6a57950d cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=t9ty7G3lAAAA:8 a=Ysd7Cdeu6pd1DDnCSN4A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=CsAS6f0m0zARWR-uHzm3:22 X-Proofpoint-ORIG-GUID: VUIGDWWOc_Ac58YTibw64V3KPaHEw1lK X-Proofpoint-GUID: VUIGDWWOc_Ac58YTibw64V3KPaHEw1lK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_03,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 malwarescore=0 impostorscore=0 suspectscore=0 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150141 From: Vikash Garodia Iris platforms use separate context-bank devices for the pixel, non-pixel firmware domains. Add platform hooks to create and destroy those subdevices, and wire them up for the affected platforms. Co-developed-by: Vishnu Reddy Signed-off-by: Vishnu Reddy Signed-off-by: Vikash Garodia Tested-by: Daniel J Blueman --- drivers/media/platform/qcom/iris/iris_vpu3x.c | 48 +++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/drivers/media/platform/qcom/iris/iris_vpu3x.c b/drivers/media/platform/qcom/iris/iris_vpu3x.c index 97563bf89939..7d9d67baf22a 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu3x.c +++ b/drivers/media/platform/qcom/iris/iris_vpu3x.c @@ -399,6 +399,52 @@ static u64 iris_vpu36_get_required_freq(struct iris_inst *inst) return max(vcodec0_freq, vcodec1_freq); } +static int iris_vpu3x_init_cb_devs(struct iris_core *core) +{ + struct device *dev; + + dev = iris_create_cb_dev(core, "non-pixel"); + if (IS_ERR(dev)) + return PTR_ERR(dev); + + core->np_dev = dev; + + dev = iris_create_cb_dev(core, "pixel"); + if (IS_ERR(dev)) + goto unreg_np_dev; + + core->p_dev = dev; + + dev = iris_create_cb_dev(core, "firmware"); + if (IS_ERR(dev)) + goto unreg_p_dev; + + core->fw_dev = dev; + + return 0; + +unreg_p_dev: + if (core->p_dev) + platform_device_unregister(to_platform_device(core->p_dev)); + core->p_dev = NULL; +unreg_np_dev: + if (core->np_dev) + platform_device_unregister(to_platform_device(core->np_dev)); + core->np_dev = NULL; + + return PTR_ERR(dev); +} + +static void iris_vpu3x_deinit_cb_devs(struct iris_core *core) +{ + if (core->fw_dev) + platform_device_unregister(to_platform_device(core->fw_dev)); + if (core->p_dev) + platform_device_unregister(to_platform_device(core->p_dev)); + if (core->np_dev) + platform_device_unregister(to_platform_device(core->np_dev)); +} + const struct vpu_ops iris_vpu3_ops = { .power_off_hw = iris_vpu3_power_off_hardware, .power_on_hw = iris_vpu_power_on_hw, @@ -437,4 +483,6 @@ const struct vpu_ops iris_vpu36_ops = { .set_hwmode = iris_vpu36_set_hwmode, .check_core_load = iris_vpu36_check_core_load, .get_required_freq = iris_vpu36_get_required_freq, + .init_cb_devs = iris_vpu3x_init_cb_devs, + .deinit_cb_devs = iris_vpu3x_deinit_cb_devs, }; -- 2.34.1