From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAEDD37C91A for ; Wed, 15 Jul 2026 14:10:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784124648; cv=none; b=PKEpI2G7eAg1FjhbGoyaRdXOXkKHotReWydl2XaAy8adxatckhjKOPWcELxjxQdgA6PQzUqe5NlGftRaqJnPiB0tJ2dIgWGLmfP7xbpTKb2gG+d8UPkLFKAapuyealE5inBX3Q3AOtIutWKz3TTd4ELUXDcBkIt6jt/NYcsR8wE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784124648; c=relaxed/simple; bh=xDKjG51jBAk9EXSAgV+S8o6yhO9zrtRBIJx3AXPH7vc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IxHnyRR0RPsZSyUkU/nke2fcwriaW2tzNn6rB9bfKmtUMz+byeQ1XrS6AcTy78pw6AHaVnTlCgLk+pPVaEl/11+uXem5Ao1TNyw+XSW6qrpN7IvSp5rRpU0u+pDToAJEadKZI2PeKliy9hZONAKIJKM6uLWkReG6QgFcSOgYnR4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XyxjMH36; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=azaW0gUM; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XyxjMH36"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="azaW0gUM" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66FE4DPr4037435 for ; Wed, 15 Jul 2026 14:10:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jQ1czwxEPod8YlqEh+zmO/6OKv3iOp22VfF1LBuIlCI=; b=XyxjMH36YcJYCkgq TcU5Kyl3MDusL3IHng7fMmA1mootoYxMMTmttEKkJgbs7i4vnplaKd2roZzJ1p1P QdGBkf73b3BxR8aByaWY+ZklGtCFDuvpPUUB3Y+s6e4NL++gnWr69Z7RAVRLGvyA SBWR/u4Wxa2tcb71VVAONa/ZIXpS6XCuniX0SBuFFcr1fh/B9EFEcYLRWd6v3wxo /l0x5N6Y0XIwF9PCeEsgC/cMB99Wgsw/GuVU7/fTOmwyuLbk7ToPo4CgP416peC6 4pnep2+FnBJFShicP1fPaX1jSxcED346tWWIhIkr2iy6tOanQVJv9ZUx/MPHAQeK MGb8mQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fe7nmh2k2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Jul 2026 14:10:45 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2ccafc5e82cso26975465ad.3 for ; Wed, 15 Jul 2026 07:10:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784124645; x=1784729445; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=jQ1czwxEPod8YlqEh+zmO/6OKv3iOp22VfF1LBuIlCI=; b=azaW0gUMk3FamrWF37awvsDfKhO7cp5x9AbaBUbglQ4h3xbxxgIn7TWVxwPFDf/FqT XsnJe6MmPzRa3DZJ069AxGIwUI+0w+Y60vGgrp5NNd7IfJR5Icz6JRbmq7w5oCRhtFTE aYyhlZPJRm1h4GaGH2+Kt0/d+IgogZ0lRR+h8x86N3vQefhharWdKwOWH/Xaq8HwWH7j C03J9MZ1dS6nffCVc1RAwhqWWXTornSgNnWUQkX1WR8/15zRgOoaD5HC9hYNBdjFuCA8 PnfOlGVonXlrpBVYmQVG6UDIbCUH3IfwsIOv97plzNe10YnF/Wh7V3IKhBp/JSNPqKlL Tcgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784124645; x=1784729445; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=jQ1czwxEPod8YlqEh+zmO/6OKv3iOp22VfF1LBuIlCI=; b=Iyh/JvM/loqf6FgXi3Nb14p2Wye9Bg4E7T7sBiOySqa11j6eM4VpQgpWK9LJ+zusLY /dPjMkjQC2pNe0o1nogwZN27WmQznriWugKGQpJJoSPYnGtQjTUL6r0KVmSM1ujBkuHp WeIQ9MV60BsVEZn7VY0f4C6ex3KiZKOL+HSafycrphYBmQqd2ddgQ4q8nUoCKkF6FJV7 UXlTvTO0nVqiwYD9ayICUAT4L6WaLvRdYUKIDysBRvKgHR1X/e2wJnez2GfNsGSQuwYs 6ZVj/73fd3st5w34YQO7qTv8c0R9jkDNBXGX1oA9luYn/g0WrJ4UyO3EZvdE96j4wMZ5 Ymzg== X-Gm-Message-State: AOJu0YyPPjlvR0rTYbiZcZh3YnEuBcI3Qx26aiMS5BhF1W7bmj1G+M5r IHx/SZu/rTy6QtS6TArJn+/pKNhP5s/k2zTTC0HBr2Ira96X9FXMOLgYjmPzLfx0UYjuxlVM9Pl c8WyaBlLkh/UU8kN/PYiBLmmFVGJt38tjG6iKduzo+WwhVGbs5H5REb5TWuCxZRQQPeg6SxN46t Y= X-Gm-Gg: AfdE7cmuluI2SeafRRgqDkMJSQaYXbEDXrcKQ5H+h/0Ul8Ibw9F+3iKo6QksyRWbr3X BYhSVvG9QNcVMCBTLt4CdpzmqR6PQXaVfRFlFlklRiAJg3f5rMbjo2LfTE68GuZ4xP/Zkvvmmzm 4J1KOskK7uKEtcYcrKCiJPbDWroBMpzO4mvzlEcoj89ByWARJP0wOiUdG+MxuaMxCTSQzMluTvE wRHRc0vuL/oNzQULMdGbM9xlerO01YQFdITcVOpMSHPTylHmQAqy0M9KHCne8KmSHbQ6wMcBD9H nSBLtVgsCZKf1DJ5HYudI/78/Lf1Gqw2984TB1mavzjgsIMGYI0UyM0f5v9vEdv46Kg5NSZKKiQ tqTQpC6EAhNwHX1TOUjBmABwr9gpGDZEs1m2Io1nNGEPz X-Received: by 2002:a17:902:f68e:b0:2c2:cf20:213 with SMTP id d9443c01a7336-2ce9ee1142emr186082025ad.29.1784124644512; Wed, 15 Jul 2026 07:10:44 -0700 (PDT) X-Received: by 2002:a17:902:f68e:b0:2c2:cf20:213 with SMTP id d9443c01a7336-2ce9ee1142emr186081605ad.29.1784124644086; Wed, 15 Jul 2026 07:10:44 -0700 (PDT) Received: from hu-bvisredd-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2cf1070b68dsm2913215ad.79.2026.07.15.07.10.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jul 2026 07:10:43 -0700 (PDT) From: Vishnu Reddy Date: Wed, 15 Jul 2026 19:39:59 +0530 Subject: [PATCH v9 05/14] media: iris: Skip DMA mask setting to core device when IOMMU is not mapped Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260715-glymur-v9-5-8cf2cbe12a07@oss.qualcomm.com> References: <20260715-glymur-v9-0-8cf2cbe12a07@oss.qualcomm.com> In-Reply-To: <20260715-glymur-v9-0-8cf2cbe12a07@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Dmitry Baryshkov , Mauro Carvalho Chehab , "Joerg Roedel (AMD)" , Will Deacon , Robin Murphy , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stanimir Varbanov , Bjorn Andersson , Konrad Dybcio Cc: linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Vishnu Reddy , Daniel J Blueman X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784124602; l=1589; i=busanna.reddy@oss.qualcomm.com; s=20260216; h=from:subject:message-id; bh=sjEt7zVED5HiiTDKACtd2anjSuOH/+nGuerIdCCDwyY=; b=Akf49Yj7dW3GwqxuoRtoRP9AK2qcSXDAAVD2VoECqphz29qaa69SzMfa0lyuS81QJoZMYeFtN VXSV51eLUv2BIs9kTVKE9Zn7eYjgvGiQ1FBu34jm+ykdqzRBARCJtpg X-Developer-Key: i=busanna.reddy@oss.qualcomm.com; a=ed25519; pk=9vmy9HahBKVAa+GBFj1yHVbz0ey/ucIs1hrlfx+qtok= X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE1MDE0MSBTYWx0ZWRfX1pIOaNSFteFg axwGym2vADzNQsIp4BcS8kER45UqjbVQx2TmQm6PI9Ik5JtZpSNryMbbhHBhXuUHe8ajRQb0GX0 r1yC+SXhubGaA5nFfpS4Gr/87noGyaA= X-Authority-Analysis: v=2.4 cv=cuGrVV4i c=1 sm=1 tr=0 ts=6a5794e5 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=t9ty7G3lAAAA:8 a=2w7d1ukKp82XeiQ8bL8A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=CsAS6f0m0zARWR-uHzm3:22 X-Proofpoint-ORIG-GUID: AWjjXNjsa_WFNflfXeczjE_Lf--wTwS2 X-Proofpoint-GUID: AWjjXNjsa_WFNflfXeczjE_Lf--wTwS2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE1MDE0MSBTYWx0ZWRfX5VUnVISHfalR DtfbLrNv1RJfS9v1Ud+2PYfEBSLeMdp5z8Gb4WSgLgDyv6kv20CSQ62zjDLdq7ekNnr+IvEcOYe Fq7JBj7No/ebtskYR99mJIolkg1FiTzeVUnwN1sUngAsl67fKSSlZtwPZONUY0wV7qPhDDOEQr7 jG3LGMfrVrxSJ4hM2a+ySpbCQW6F2uB/mWQHh5keAzgL4sO2VYXjj1byea1SDFh4zvUZDtzt1CW 5TqFfN+hTUh7WyvZXxLU/TGToudUp44GlsWYlzMd4a5zEOvZrliSHVyd7BAaMQmYLY/yvOy3tr4 uOE3W+0bxGtJroQy5q/FwnW5BuP1h7FGR/x2rJ7kfMg3BuSUacmLXE7sYHTGVmH/dnRoPESN6if z57yf2rsRMAaPr+uoox0DlkfsPgbSF2Vj2OLKSUTuisEUMjghlZ5Wg7YtafY9EzGTKUjf2RgrBc bU5mQCFjDmCndImS0dg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-15_03,2026-07-15_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 priorityscore=1501 spamscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607150141 From: Vikash Garodia The non-pixel and pixel subnodes move the IOMMU streams away from the iris parent device. As a result, the core device may not have an IOMMU mapping, and setting its DMA mask is unnecessary. Legacy platforms that have not migrated to subnodes still associate the streams with the parent device and still need the DMA mask setup. Call dma_set_mask_and_coherent() only when an IOMMU is mapped to the iris core device. Co-developed-by: Vishnu Reddy Signed-off-by: Vishnu Reddy Signed-off-by: Vikash Garodia Reviewed-by: Dmitry Baryshkov Tested-by: Daniel J Blueman --- drivers/media/platform/qcom/iris/iris_probe.c | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/platform/qcom/iris/iris_probe.c index 2594f5a67378..c40c4ec44e83 100644 --- a/drivers/media/platform/qcom/iris/iris_probe.c +++ b/drivers/media/platform/qcom/iris/iris_probe.c @@ -310,9 +310,11 @@ static int iris_probe(struct platform_device *pdev) dma_mask = core->iris_platform_data->dma_mask; - ret = dma_set_mask_and_coherent(dev, dma_mask); - if (ret) - goto err_vdev_unreg_enc; + if (device_iommu_mapped(dev)) { + ret = dma_set_mask_and_coherent(dev, dma_mask); + if (ret) + goto err_vdev_unreg_enc; + } dma_set_max_seg_size(&pdev->dev, DMA_BIT_MASK(32)); dma_set_seg_boundary(&pdev->dev, DMA_BIT_MASK(32)); -- 2.34.1