From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD1F4332909 for ; Wed, 15 Jul 2026 06:22:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784096556; cv=none; b=Wz7GUkHbgbltA5hk/x/VeWzsAclhQLzHdL9A6pphZ5MblfiXggF4eh8H8TPaNDxDfYwaDG5mMgR/Cjxfq6pI7GqVNspO2nGq9ks99vp7PXwM4eEJQgB6+9ch3bUf1JqUak++vZpsmsx/uEXQoxBpj67MFbeEqV+P9ZXlGzcqBqg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784096556; c=relaxed/simple; bh=rnWLEFiDlBBvcqgAYzjKZ4XFL5fis/NEoP1Gp9rYwhI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pQRXYqXzUUkvvPnXFWFURuPvNKHXnUIbhKSNKplTWMH1PQz9MF7abi/JQfx0Bmby5UpH0drgWmcmon6WbDJAXnO8uc2AJBzY4tfZ04AsxUCFehBVOVBsKJFwctWiZZ2T4xhcqhuuWPyi87Apg5aqqO0UCAy+WBGnvCdukUY05aA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=NiPRI2m+; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="NiPRI2m+" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-69c7ab350e9so5080193a12.0 for ; Tue, 14 Jul 2026 23:22:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1784096553; x=1784701353; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=FfOZA6iVrDUHFVdgseSiT/wEZUNJjAsJQt2ibv2Z8NQ=; b=NiPRI2m+L7jZtH+kKY5CMTTcNJfrA8G3nhzhHwL8h53sbVbQmjqraW0/jj07rr5ytM JUg6QoP7+xmHzAjYMwi1fOIUyogI60AXjyxiDAi8rd33NbTxTpuqsUWXspupaixPZ+vR dCe0N6d8Ll7qrQ8oxhkkBgub+TRVQHiry3390= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784096553; x=1784701353; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=FfOZA6iVrDUHFVdgseSiT/wEZUNJjAsJQt2ibv2Z8NQ=; b=LK/KsKgZvpKTYwOVZbK35IiULywtlBeOIUSg39ERXWWM7Hc5DlaKLhwDE2CBxCf/ON ypmobRPImJJqwguey7vNRo4R1VHmGo8PtPjFlde7MP2A9oIflck2sPBovQtkwu1lezT7 JRE7mAfd4L3tWTtGVskegJ4+VrUWCbTQgfDDB1BlifGDd25khGWw8FIjxQdOO0Sh5u7o 6jpjlXCDr06CLyD39052b0QF51JCl2ArQDFwDr51zL5ubFe5PbXGyiScFxepdc1suwuB rC5dJKlYZgfw1x66FFzAAJvlo+Xs1dCYb4qLtQ9HvGhnSr074tHMjdB4uMCEuevcWeuQ G2SQ== X-Gm-Message-State: AOJu0YwAdTkDcSaFzuo0UR4upX1foApvFIKUbzHKrPNWjog9Eg6uWBRD Ydf4tNotyEP0p/kJVhsmV7I5qdTzGvtj9yT0ZCAr6Rb9z/irOwtSDdHCPaCk1FHsx4ab7ij/ZnP ewwnXHdw= X-Gm-Gg: AfdE7cmqcXLM8Qamw2lI+HfZ5xhQhGvSnghqtS7TNxMzxggBmCkKnp72WQVmfLxPTsX l/0EiMtUcW7gXp49RrK3K2fdVITBFCM/82fLc3BJ7LE71wsV91aIQoO0H0de/xONoPpz6wtQFJx AARAlGJ+ULHLxHXHkfHWGaHWd0FPS41c+Bmsz2KZyzocaC65yEh/Erl66nLKD4ZWkFta7oN1eSS pWq7zawKc5BCqaM13LgIOWkzasnh7DhD+2Z8xl4uU2PSMUcoacNIdl22d8YXTeX/okWgqJhtdko Sds2getNyL7M6LlFd/GxJA6FqF9xINqt2tBgg98OnjkxVNaouaAkEeH9r2GDfHV2JhAfcja//gH tJPJvw5CiKjMo8c6qUTsLZPWQm6mCvYrlx2e8WqEWF31yO7tO29xcfcIiYvTcp6AhQDs9bsXND+ ApJLMW0TJq0kfo9jjKK+suW5kGLlRKQ8VQcrLcGCNSO2lleFsxhZ+Twh5PF7z+MypB3kEIE44YR NTReg3UeBVA X-Received: by 2002:a17:907:3e9f:b0:c12:86a3:5425 with SMTP id a640c23a62f3a-c16794d6874mr98915166b.62.1784096552988; Tue, 14 Jul 2026 23:22:32 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.41.101]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c15d0c3cf1esm1028820366b.44.2026.07.14.23.22.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 23:22:32 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Olivier Moysan , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RESEND PATCH v7 10/16] arm64: dts: st: add sai1 pins for stm32mp25 Date: Wed, 15 Jul 2026 08:20:27 +0200 Message-ID: <20260715062201.3599458-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260715062201.3599458-1-dario.binacchi@amarulasolutions.com> References: <20260715062201.3599458-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the sai1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi Reviewed-by: Olivier Moysan --- Changes in v7: - Add Reviewed-by tag of Olivier Moysan arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index 695c9d771853..002fbc724b9d 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -520,6 +520,51 @@ pins { }; }; + /omit-if-no-ref/ + sai1a_pins_a: sai1a-0 { + pins1 { + pinmux = , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + ; /* SAI1_SCK_A */ + bias-disable; + drive-push-pull; + slew-rate = <1>; + }; + pins2 { + pinmux = ; /* SAI1_MCLK_A */ + bias-disable; + drive-push-pull; + slew-rate = <2>; + }; + }; + + /omit-if-no-ref/ + sai1a_sleep_pins_a: sai1a-sleep-0 { + pins { + pinmux = , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + , /* SAI1_SCK_A */ + ; /* SAI1_MCLK_A */ + }; + }; + + /omit-if-no-ref/ + sai1b_pins_a: sai1b-0 { + pins { + pinmux = ; /* SAI1_SD_B */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + }; + + /omit-if-no-ref/ + sai1b_sleep_pins_a: sai1b-sleep-0 { + pins { + pinmux = ; /* SAI1_SD_B */ + }; + }; + /omit-if-no-ref/ sdmmc1_b4_pins_a: sdmmc1-b4-0 { pins1 { -- 2.43.0