From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3063F3164C7 for ; Wed, 15 Jul 2026 06:22:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784096549; cv=none; b=uU8b7B984WO/Td1bn3FlFW3BW32sHAECfH98C4MAG/mzv8VfZ3Ck6V0EoAutwSiS1Lc00l1DXWv3aA1iJgat/WKcULT76K2gz9GSNDqtHHHnoxvhRrbgGzvIV3pKLa5kQPdZdJZGxrqnvdPWIJEHztuZjpZL1ZHMxTOt8+BEo94= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784096549; c=relaxed/simple; bh=G0RotCdUQw1WugxF+88UN4SxQ5ZKhA/qabP0Le2jF1o=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QZwJgmf69fDFQOLw9KS8eA7U31LyBZGnP7k4X40G56S//TcmoTFN0LNAxOL38Sn/RgEQx4oAIvfwGopztQyrV47NUXu324G1J26T1HOJPxqIYfYW/z60UwHvXvHX2YUc8o1Oh2ze7S6Vmioyohg7DtCy4FhEAacygDDFYDRrHWA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Dg3v1xUD; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Dg3v1xUD" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-c1601d552a8so525800466b.2 for ; Tue, 14 Jul 2026 23:22:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1784096546; x=1784701346; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=Dg3v1xUDGGc0Qpg7Sum4bbQnuLHrcXBwnLJ+yFHRvVjtfzKXWgaihpTwWS7ncW/ErP jrShBZlaCwglfNvAXPAA78BVk8KtIn7EXU5KuXtoheiGkX/YHPVwrTrVk+lLh1AqsOam g3ZRfavdNZ+nMmVkh3B9ixjLsOw+6f9dMpfz4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784096546; x=1784701346; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=lUBLB7q2wT7bC4tpNsaopIMzrcW/4ZEh2QGMCHbWgbd9rM8Mkf9ioTN/3A0J0bPtGt KNaL5F78zZWpFMgY14SNDmaKs97lTgzAdk6sgQzZiY32F2wsax3KYfxxRxEJu5Cd4rUq 1nJ7n1cl2GujlxM55/h0QXjsreodbAjgfhvNE44znqxsneMLE4vfpYVB0baE9Dzvplx1 jytXtgq+GY/O3RDezLw/MFqAql3k55EuWfINUhUl7SiGI+RR+9XDycMbvjBmP4oEDBJ+ fDxdegvKwQFmY+40elgiVHKcywCLNyQB4riehXpomVWL4RCtZSgUbrN+t5vLw630QtWP IL3Q== X-Gm-Message-State: AOJu0Yz52sy5nGhxs09LAPWDvpKYzfe39RW6URL6HEGj1+ho2ChrW8u9 I5arNsWhlAQVzHFSIQgu39QsJwV9CMY7fhRFgYWitnsOMIJOAAxQhtoaGvqcCGHbIYy9q8NDyft ECCuadQo= X-Gm-Gg: AfdE7cnsCPcUy+Zo7a3mmRiUX6D89H0KYJs/6fFzT+cF8guEzWLBBt/GBWDif0haxMp k8Ll2957f+mJSHdjCVVA5tkBFSU2GjREli5gmwp71dRuwcy9TcT2n29+PZVfD5ApLGSlTTZsDUR T3i1kEa2QBuYdbY3LmU7saTFJNpU9PLMTnHkEEwmRzocT6i2dmTBhyjvoV5ondU9soySC1x7NR6 2BoVQv1mUUNNJ7M2Il4nQs7mp76LigQikHqEhbaZV3WQ6Ey6rYgQhNIZTGSK0gnl6WLK0nMPpTl nenINpFw8ML3A7qmHhiglWxa47bYk1Kb30n3i6+8TP4PpttZH7rJ4V0FA0R3hbcuP1w9HWUpOpz 65ShCLXnAMeIaRvCtKxciaPhkZK058z9Ld98y5JqZ3WBf42/1nmhx8Y65tEwfQX0LOrBqPiasWU T5jlJCYfyJxCdSZVBGpmzweh05qzCMimGpxEvb37CKhjWFRduqfKQ+TL50jJuZ0akVQgIQnjp0B AVgXQmzowGO X-Received: by 2002:a17:907:6d02:b0:c16:12ff:dc93 with SMTP id a640c23a62f3a-c16679d7da0mr313911766b.18.1784096546357; Tue, 14 Jul 2026 23:22:26 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.41.101]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c15d0c3cf1esm1028820366b.44.2026.07.14.23.22.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 23:22:25 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RESEND PATCH v7 07/16] arm64: dts: st: add ltdc pins for stm32mp25 Date: Wed, 15 Jul 2026 08:20:24 +0200 Message-ID: <20260715062201.3599458-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260715062201.3599458-1-dario.binacchi@amarulasolutions.com> References: <20260715062201.3599458-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v5) Changes in v5: - Increase slew-rate to <1> to support the 27 MHz pixel clock and prevent timing violations. Suggested by Sashiko arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..50f454630cf2 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate = <1>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { -- 2.43.0