From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BCFDB394463 for ; Mon, 20 Jul 2026 10:22:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784542958; cv=none; b=tlLvZfZGWpXPGTafF2YGYyAxKQe65kiOlUSe+WcOU32ixSk9YzcpmbtG45qVP4MRUUB6GD3EOma3sxnVR7/TY8HW/g5Wr07hFot4FZcXHPNZHONbSHzjYBENGWiIw0pYNaSXmZlS4GAttwS1a7THqX+icvgpqPMt7wOQwReg6a8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784542958; c=relaxed/simple; bh=dzvQpsaFNzTSQyGMaZf06rfPoX2v6uoyg3zaA9cEf4c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PUHcxpys95ea5FlLOkflL/QMbdftLbFmbPJG+FPBdc08V4HVM27mpGwDjbXuoRHrXWr6BtQWOHz28j9VrBHLx6up4nvpztLQ7qlRrP7AdoIpfgq4hoIyNfDQJOQ/poq1kq36kUW9TPxQ13TiCILCDK/cYd0qmlkN+5IFj5PqNS0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZNTwbVmi; arc=none smtp.client-ip=209.85.216.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZNTwbVmi" Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-38dfe910e9dso6762980a91.3 for ; Mon, 20 Jul 2026 03:22:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784542956; x=1785147756; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=zY7O09j1b/kYLX3ncq/pMHK0bqmzatxHIxsJQ5YPWmk=; b=ZNTwbVmiDwUTWOVfHisypj6rfTdKHePIgFszZetSeWqnlu3UGU/b1RgZKLzCZhnzfj pqDqPAai1xMRYDYXSYqHoh0XJEzZxvVy1Ou9xwwIvQpYOr2dbY3audHfm4JWImxDrIpA DSYbiqFptO1B8Mh58E2KTfXJvkRfaKuEc06WCea2k2V1nqO/+YZzdlidF3AZSUyPAk+F jlmpYiv502OxyL+zsenJjWS1WRLs2tBVKrDKQ4wBvSxI1s2Yg5Y8AXUG/cZANS4uvuXu exnpramXi14FLsiq+utcDnMmEN1V6X80guA4hntvToJcN+Ruu9Ye1XtBFRG5/xIMgCgv KoxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784542956; x=1785147756; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=zY7O09j1b/kYLX3ncq/pMHK0bqmzatxHIxsJQ5YPWmk=; b=VX/pAcfQTD6r6VqH8mRFndAHeBezUQEFGo7BEqzOWxC5Pe4IOjZ0rrqO84GWeplX5O i8nPvynJeZ0vuUZNddrOgU5Foybq38btfoVZZRaa3JczV8Zs3kbMW/H5k9EDjgiYpaUa gjb0YIvPVQS1V6ZPBl3WgpIxEEcYpg/7jo8MXjy+WrKVVxm9l2J8mZ1e3aP7agQgTB+z V7cRjowAIt/1CYVbL7louKQlWym6I4TeNnSa2RP8Ucv3yA7KQ/3XyGbHXzWJIFz8Ly7j oS0YpLUJmsZnigZE+mZNqWoiCJ4iuVAuMvfFRkUKwuG+r0DO2Z10Jbab5oZZH9/iQsAl PP5Q== X-Forwarded-Encrypted: i=1; AHgh+RpNiU9lmezTRalYs9VWM9Ox6ogOubfLcpmoDq02BKCIYrzgPBvssk5SXlEc9Za5xInYcOEerC+VNH/A9aY=@vger.kernel.org X-Gm-Message-State: AOJu0YwHGxzVvHezLEgo20LLXoYJYAYG1IFCTCWDsbBro7hcZxCIVqop 0+PRczTvysLliuULvQrGWCeEpgja8k4MCeTu1lfyPXlWN+2+Ofvf0P44fdniwg== X-Gm-Gg: AfdE7ck3sQYPgPEeNIpJJ+q3EnqpoXPzjvcpREsbPjRfwHg6GHky9YbPF1uOznb5v27 eIN3niqRnQnWSKwOYBtpv+rAUxyiUYZ2ExYH2conh5FhWm9pNAc6j/ZhG6gwTozCSwanfkrb42M T2cqZbRR/zZXBi9RaA8fLWwlwhtw10AZZ6xyEnZNuAiYVe2Ij3brt9K/ilZJbiKKUnnuQXP6H76 3+1YarRVPmVfEmdkIfPpQIeiFZlxrntUqDpBESNx3mII2QaOOnSp+yDW0SDz0rW0JZvAUz4Dc0R 7hMB23RralOAYaLzzsitgCGqoXu5SlEY6QtL4pAnd3FbU3cgerb7sZTak+NZBCVerTVOByArOtu XbiwwtwUp/RBEtozRP0J9rqPkfmv1hbJFRjlkLmqKYM0qtffmjV1pL5v5de6rnie5GqX3ZMPuVJ YD4Txlf8FQiJd8L2Xaq/pHV7O3U4GrlZ8oZC1uxr2KAU4PJ8a9Gn8FExxOUnamRfE= X-Received: by 2002:a17:90b:55c5:b0:37e:a09:2640 with SMTP id 98e67ed59e1d1-38e4b41713bmr14114572a91.7.1784542956061; Mon, 20 Jul 2026 03:22:36 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38e4b20df7esm5616125a91.13.2026.07.20.03.22.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Jul 2026 03:22:35 -0700 (PDT) From: Joey Lu To: Vinod Koul , Neil Armstrong Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Catalin Marinas , Jacky Huang , Shan-Chun Hung , Hui-Ping Chen , Joey Lu , linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v4 2/3] arm64: dts: nuvoton: ma35d1: add USB controllers and dual-port PHY node Date: Mon, 20 Jul 2026 18:22:21 +0800 Message-ID: <20260720102222.251179-3-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260720102222.251179-1-a0987203069@gmail.com> References: <20260720102222.251179-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the USB subsystem nodes for the MA35D1 SoC and boards: - usb_phy: standalone PHY node with #phy-cells = <1>, covering both the OTG port (PHY0, index 0) and the host-only port (PHY1, index 1). Uses nuvoton,sys phandle and HUSBH0_GATE clock per the binding. - usb (DWC2 gadget, USB0): phys = <&usb_phy 0>, dr_mode = peripheral. - ehci0/ohci0 (USB0 host): phys = <&usb_phy 0>, companion pairing. - ehci1/ohci1 (USB1 host): phys = <&usb_phy 1>. Board files (ma35d1-som-256m.dts, ma35d1-iot-512m.dts) add pinctrl for VBUSVLD, PWREN and OVC signals and enable all USB nodes. Signed-off-by: Joey Lu --- .../boot/dts/nuvoton/ma35d1-iot-512m.dts | 36 ++++++++++ .../boot/dts/nuvoton/ma35d1-som-256m.dts | 36 ++++++++++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 65 +++++++++++++++++++ 3 files changed, 137 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts b/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts index 78534d613486..0a068abda6e0 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts @@ -97,6 +97,16 @@ pinctrl_uart14: uart14-pins { power-source = <1>; }; }; + + hsusb { + pinctrl_hsusb: hsusb-pins { + nuvoton,pins = <5 15 1>, /* VBUSVLD */ + <11 12 9>, /* PWREN */ + <11 13 9>; /* OVC */ + bias-disable; + power-source = <1>; + }; + }; }; &uart0 { @@ -151,3 +161,29 @@ eth_phy1: ethernet-phy@1 { reg = <1>; }; }; + +&usb_phy { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hsusb>; + status = "okay"; +}; + +&usb { + status = "okay"; +}; + +&ehci0 { + status = "okay"; +}; + +&ehci1 { + status = "okay"; +}; + +&ohci0 { + status = "okay"; +}; + +&ohci1 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts index a029b660e8dc..7f1e6d2a1fc2 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts +++ b/arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts @@ -100,6 +100,16 @@ pinctrl_uart16: uart16-pins { power-source = <1>; }; }; + + hsusb { + pinctrl_hsusb: hsusb-pins { + nuvoton,pins = <5 15 1>, /* VBUSVLD */ + <11 12 9>, /* PWREN */ + <11 13 9>; /* OVC */ + bias-disable; + power-source = <1>; + }; + }; }; &uart0 { @@ -153,3 +163,29 @@ eth_phy1: ethernet-phy@1 { reg = <1>; }; }; + +&usb_phy { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hsusb>; + status = "okay"; +}; + +&usb { + status = "okay"; +}; + +&ehci0 { + status = "okay"; +}; + +&ehci1 { + status = "okay"; +}; + +&ohci0 { + status = "okay"; +}; + +&ohci1 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi index 7228ad4735b5..5a7a39b1b514 100644 --- a/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi +++ b/arch/arm64/boot/dts/nuvoton/ma35d1.dtsi @@ -88,6 +88,14 @@ sys: system-management@40460000 { #reset-cells = <1>; }; + usb_phy: usb-phy { + compatible = "nuvoton,ma35d1-usb2-phy"; + clocks = <&clk HUSBH0_GATE>; + nuvoton,sys = <&sys>; + #phy-cells = <1>; + status = "disabled"; + }; + clk: clock-controller@40460200 { compatible = "nuvoton,ma35d1-clk"; reg = <0x00000000 0x40460200 0x0 0x100>; @@ -431,5 +439,62 @@ mdio1: mdio { #size-cells = <0>; }; }; + + usb: usb@40200000 { + compatible = "snps,dwc2"; + reg = <0x0 0x40200000 0x0 0x1000>; + interrupts = ; + clocks = <&clk USBD_GATE>; + clock-names = "otg"; + phys = <&usb_phy 0>; + phy-names = "usb2-phy"; + dr_mode = "peripheral"; + g-np-tx-fifo-size = <16>; + g-rx-fifo-size = <0x100>; + g-tx-fifo-size = <256 256 64 64 64 32 32 32>; + status = "disabled"; + }; + + ehci0: usb@40140000 { + compatible = "generic-ehci"; + reg = <0x0 0x40140000 0x0 0x1000>; + interrupts = ; + clocks = <&clk HUSBH0_GATE>; + phys = <&usb_phy 0>; + phy-names = "usb"; + companion = <&ohci0>; + status = "disabled"; + }; + + ehci1: usb@401c0000 { + compatible = "generic-ehci"; + reg = <0x0 0x401c0000 0x0 0x1000>; + interrupts = ; + clocks = <&clk HUSBH1_GATE>; + phys = <&usb_phy 1>; + phy-names = "usb"; + companion = <&ohci1>; + status = "disabled"; + }; + + ohci0: usb@40150000 { + compatible = "generic-ohci"; + reg = <0x0 0x40150000 0x0 0x1000>; + interrupts = ; + clocks = <&clk HUSBH0_GATE>; + phys = <&usb_phy 0>; + phy-names = "usb"; + status = "disabled"; + }; + + ohci1: usb@401d0000 { + compatible = "generic-ohci"; + reg = <0x0 0x401d0000 0x0 0x1000>; + interrupts = ; + clocks = <&clk HUSBH1_GATE>; + phys = <&usb_phy 1>; + phy-names = "usb"; + status = "disabled"; + }; }; }; -- 2.43.0