From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f53.google.com (mail-pj1-f53.google.com [209.85.216.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14866401492 for ; Tue, 21 Jul 2026 02:14:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784600100; cv=none; b=e2HWC7b2EXiOu3+KszofxEAEwVLRbIcQCAQrnZiELgjqfU50WWPvtKRPn0uAN9A8sdS35FX6bkLyibO5GwsH5IVGVqvMJeMaX7RsPFI5k9ctcH3JusqP+pNK3iJbi4POQDCkR9friJSgkTzi4x7kJjpbkjdjP8xNoSlauzI/pDA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784600100; c=relaxed/simple; bh=3QjoFwvYtFGSj7HucuLDgEEIU1vwshWyt15pjIaKNU4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XGzamnw8aRrzvpMPf106WIjbiHFRo9dqmfMf9tE02dGYBZOaoHWQyr/xalQu9qKQe2TbZB0bL4wLYQP3WopoSJ4knKtPfRiCyi/w2IK6fef/255Rhr9TZjU/gmtjMNRAqAjuu1T3Zeu+BwfZZSoLMWJ7lFfhIxwko5TxdgOqfbo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KLqP5wDX; arc=none smtp.client-ip=209.85.216.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KLqP5wDX" Received: by mail-pj1-f53.google.com with SMTP id 98e67ed59e1d1-38d489b6b71so10206399a91.0 for ; Mon, 20 Jul 2026 19:14:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784600098; x=1785204898; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=xBzG8ZBOhqwEqdTqOTAwTbc1kw7Fn4SE9BojLVsipUQ=; b=KLqP5wDXxmuvUbIndpcls6m/QQBkeFrRW/25RM1qMw7z1ZXP/Q6mhS4cw+8OEFjgKG o3AtyPNyvboJHgmytbjYIuq1+6V/c7kDVqh5JIY00CJ+l6ixShohLKjw5EukLVfEZ6cu TIRpM9uZeeoWzKF0M7FnvFbN9nCbN9vUc9JeL90QphhZFaixjKDuv7CT2bhsV3CvtK0M dgmVhmAKgyru2plPncyR/PULsD3NJx1qTr9L865groRP/J/bHnmBCPP3qkygdZz1NHz4 rZRJ+eXb25G9hapmQHX/R8P/hUBJb7UWhN8gSjSRqReDcmjdY+v0SdmFXpPf9tvWeKnU 4fbA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784600098; x=1785204898; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=xBzG8ZBOhqwEqdTqOTAwTbc1kw7Fn4SE9BojLVsipUQ=; b=VkYRvUiLPjR+z4Xr7vjH2nNxa/qZXwnHUGkPmQvuyoc0lbD1kAnrIqpfwW+BOWUyfg XEQBK2FW4puFFNO+1g2rKSZ5zCHHgUfKFy/7G5U1M27qQvZovMxJH7qVnEEFtPB38mPz 1NgAYR1aTEgvfXzNPcoyYdMnuyRe3n3UCkthIK42uPJDimkLXcvXlD5Df/xYCwnjQAom Au5PtBMm5LMIm4amX8Car2KMHgBvDaoiijTs6fgeVv1qUYt7YWIt9B+04NyStCCp1/Ci xz+O/4qrM6COe1xp/BKsOXJIeJgcx6uouxlTst7Dsv5IXUlLJz84tlXNRhOFQ7E9pe3h 5fsQ== X-Forwarded-Encrypted: i=1; AHgh+RppmNlj7yD5F5wFjpJHYwVMyTO3cSYU4zBc/g6NiDTZocJMIU+wOVWE2z+N1XABurLCKknTYSu1DOdSDyU=@vger.kernel.org X-Gm-Message-State: AOJu0YzxMxxdD99hT0aDwBFQJcsjt8NFIrjzb1FP6CfZM8hHHjCchNq0 pG6hnvw80vBLpatzMKeJhdUBfVgsKUsxuvJ3EBXDHnaDIUtAYPy/Q7zw X-Gm-Gg: AR+sD105i2JbW+/1raRdWrBAp6EeArUaxbzx2RMdca/wda4eGTP+WOsSQHWi+BGbp+f pQnoiqWyEUY5j80o8A1HxQ/oIZtQIStKlXRLT7ZoN6HoHMgJMit4F2gHimKGo/22/NgjjutMCgN 5jF+Cr1Sqa+BF47neCowNelwa2uWXsVzlJc21GDAxZpdrR4fF/oMkgXeGg84IN55DxXcA/JVYFs Z3cK/242rct2wxCvqxintxarlHJoUhJjMFwkbImHrcqJipy4ryb6LD2/81QmLLPdb81iVYlFU6G 602kqbIV8YzN9/MCyaD/qUugCL+6uI6Uf96dI43CrtO4NYuVYD2cgvDBxobe8ohO9kWjtLV2ljr zDty8wdju8kOCqhqY9lYVbTGSpDc3969xXOCA1mStzZcQco/4phYd8ZiNGNXHhrG7sH66cjuRvj P6Zw7q5sn9tdsc8u17IHIxqhtFnKFxYigZlKl0BiHlwBfO6M79jVPLvF5Sb9Qqy1g= X-Received: by 2002:a17:90a:c104:b0:38e:679f:3b2a with SMTP id 98e67ed59e1d1-38e679f4dc9mr7825253a91.30.1784600098282; Mon, 20 Jul 2026 19:14:58 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38e9235a4dcsm586241a91.12.2026.07.20.19.14.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 20 Jul 2026 19:14:57 -0700 (PDT) From: Joey Lu To: mturquette@baylibre.com, sboyd@kernel.org Cc: ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v4 3/3] clk: nuvoton: ma35d1: fix ma35d1_clk_pll_determine_rate logic Date: Tue, 21 Jul 2026 10:13:56 +0800 Message-ID: <20260721021356.288506-4-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260721021356.288506-1-a0987203069@gmail.com> References: <20260721021356.288506-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit ma35d1_clk_pll_determine_rate() called ma35d1_pll_find_closest() unconditionally before the switch statement, and then every case branch overwrote pll_freq by reading the current hardware registers. For CAPLL and DDRPLL this means find_closest() ran unnecessarily (and incorrectly, since those PLLs are read-only) and its result was silently discarded. Fix by moving the find_closest() call inside the APLL/EPLL/VPLL branch where it belongs. Group CAPLL and DDRPLL together as read-only PLLs that simply report their current rate; handle them with an explicit if/else to keep the CAPLL (SMIC design) and DDRPLL (standard design) paths distinct. Fixes: 691521a367cf ("clk: nuvoton: Add clock driver for ma35d1 clock controller") Signed-off-by: Joey Lu --- drivers/clk/nuvoton/clk-ma35d1-pll.c | 26 +++++++++++++------------- 1 file changed, 13 insertions(+), 13 deletions(-) diff --git a/drivers/clk/nuvoton/clk-ma35d1-pll.c b/drivers/clk/nuvoton/clk-ma35d1-pll.c index eb9d69d2077b..c7c0dc91a012 100644 --- a/drivers/clk/nuvoton/clk-ma35d1-pll.c +++ b/drivers/clk/nuvoton/clk-ma35d1-pll.c @@ -255,32 +255,32 @@ static int ma35d1_clk_pll_determine_rate(struct clk_hw *hw, if (req->best_parent_rate < PLL_FREF_MIN_FREQ || req->best_parent_rate > PLL_FREF_MAX_FREQ) return -EINVAL; - ret = ma35d1_pll_find_closest(pll, req->rate, req->best_parent_rate, - reg_ctl, &pll_freq); - if (ret < 0) - return ret; - switch (pll->id) { case CAPLL: + case DDRPLL: + /* Read-only PLLs: return current rate */ reg_ctl[0] = readl_relaxed(pll->ctl0_base); - pll_freq = ma35d1_calc_smic_pll_freq(reg_ctl[0], req->best_parent_rate); + if (pll->id == CAPLL) { + pll_freq = ma35d1_calc_smic_pll_freq(reg_ctl[0], req->best_parent_rate); + } else { + reg_ctl[1] = readl_relaxed(pll->ctl1_base); + pll_freq = ma35d1_calc_pll_freq(pll->mode, reg_ctl, req->best_parent_rate); + } req->rate = pll_freq; - return 0; - case DDRPLL: case APLL: case EPLL: case VPLL: - reg_ctl[0] = readl_relaxed(pll->ctl0_base); - reg_ctl[1] = readl_relaxed(pll->ctl1_base); - pll_freq = ma35d1_calc_pll_freq(pll->mode, reg_ctl, req->best_parent_rate); + /* Configurable PLLs: find closest achievable rate */ + ret = ma35d1_pll_find_closest(pll, req->rate, req->best_parent_rate, + reg_ctl, &pll_freq); + if (ret < 0) + return ret; req->rate = pll_freq; - return 0; } req->rate = 0; - return 0; } -- 2.43.0