From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F20AC45D5E9 for ; Wed, 22 Jul 2026 23:14:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.199 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784762067; cv=none; b=Fzq1rmRvyFvraE0XGfoS6BB26x19hgt6pg1xYAFQiMtzo2ljEhmWbfSxQ/unErM2F80Zk7eZTSrUBYnCVBDzNySqEBSyCAmUKdHP27Mq0PsWFxCzXnC1S4MfBEJ/YwctWQttY5c0BCh3zXcAn6z6FYRBbu6yA5+MpH+jC5u3W1g= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784762067; c=relaxed/simple; bh=2nZtselLGRQA+iGH9lWqBntxKtAC+MyMjj+0gP5igAE=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=YDsmD7m6rfDVyOiWGtziCIVA+y6z7yd9qJhxX9NnvedKStYwfkBqZfodrU2akrfWdFSxq7/G81BkNXGFfTH2dCbtkWHXFpxbP8i3hZIfWoWsw2+YJCBbwR5SbUIBGU2iqY0ft6PvgvhmthA4Ab4++XoL/UW4/XDVOwU/A1p7J50= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--wyihan.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=kPJq7J+s; arc=none smtp.client-ip=209.85.214.199 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--wyihan.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="kPJq7J+s" Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2cacd6d37edso910445ad.0 for ; Wed, 22 Jul 2026 16:14:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20251104; t=1784762064; x=1785366864; darn=vger.kernel.org; h=content-type:cc:to:from:subject:message-id:references:mime-version :in-reply-to:date:from:to:cc:subject:date:message-id:reply-to :content-type; bh=BHjIow7FRD/o8g9hVMX5NwnfmgyNmUnSSABYjO98n7Y=; b=kPJq7J+sxIMSOzmcu7SgGsNP1k+B6WrpwIme1+k1C7ercWnma2ugL7Ggl6aqOu6OAC Oxkh42+sXEzqC5eQKau9pirjlTYsLwEnbRlpcwwQAS9LeQjqVRTSOtlHYg5T4Kn/iVOE Q1IheUY7ed7RZGtVZ1TzOHuxF3gzRY4XYZg8hdBfzEQidGMtU/EAUwYwcDdSYBMqnetE bc+S/+vcKBTaBnDJ8eXHLPXPPqZsECVX2bp7uPMkpbp3JL2ETtaxnNzDIz+5wqW7c6xS FBnDYKiyAGq6SH9aDVJDPZHlKfGUqSqEpl/SZjmHwrvc7qRCvljQ6qbRtS+My/MPG+pk RdhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784762064; x=1785366864; h=content-type:cc:to:from:subject:message-id:references:mime-version :in-reply-to:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=BHjIow7FRD/o8g9hVMX5NwnfmgyNmUnSSABYjO98n7Y=; b=PkTOY30s5rXrVZ9BzwmPpzClj4pyAYUmBcOTB6ZWKjutCyrgaIupGhWrUfPCB18m2w ADKG1SZNvPftrZVioiKYEB90RGu0zroUT7s6hQ+qJ7qcbvwznY9duNsGqv6c6MxkDr1s s90HAO7Ct3cz0wA1l0s5WzXBF6IqSq+WJA+aUZ02F5Df9tdmpT26kZrjGk3nLo0SGkH0 W+qRwvjQyr1w05ZmZ79kkTW1ncjXRJBn5uWxAdBVYshgYnlwjHBDa0nfz1+TahGv35U4 MMC1WQ1HwmFvVCpxRzkk6s36WmhbiH90vRyFb6fhcwx3cv68XtsaCYMyY8Pf5g3wL8Y2 nxaQ== X-Forwarded-Encrypted: i=1; AHgh+RqS8T2qfUkC6lmk831nJ9DgC7DQ02IsocQeyODylq4ilCmeqdk+sh74/osqo0wj0sdCgkmWicn0xRGbqUk=@vger.kernel.org X-Gm-Message-State: AOJu0Yz5kpm+njNvHwsaHe5fRJ/1/dYVyuoTokGTk+11+b/LytRAEuxJ m0JpLYlbRWVSgT4yqk4a2JmYFzdIHj7+aX5MMWEAcAdrlKg9k0+IAc/ma6fTeBd1KzzHypycQEd J0lMtXA== X-Received: from plpo3.prod.google.com ([2002:a17:903:3e03:b0:2ca:b8f5:2d26]) (user=wyihan job=prod-delivery.src-stubby-dispatcher) by 2002:a17:902:f681:b0:2c9:cf5d:d9bc with SMTP id d9443c01a7336-2cfa74b13famr9003555ad.35.1784762064085; Wed, 22 Jul 2026 16:14:24 -0700 (PDT) Date: Wed, 22 Jul 2026 23:13:13 +0000 In-Reply-To: <20260722-tdx-selftests-v14-0-15ad654a50db@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20260722-tdx-selftests-v14-0-15ad654a50db@google.com> X-Developer-Key: i=wyihan@google.com; a=ed25519; pk=cRi0fKzS5BMxlHyHY2pJv3w/1zcgfYKr6EYGYppdMYc= X-Developer-Signature: v=1; a=ed25519-sha256; t=1784762054; l=4661; i=wyihan@google.com; s=20260319; h=from:subject:message-id; bh=nkYYec/Kj5J9dGXmWp9KVDsgzg3Lhpo8ptfotZieFvo=; b=9nFbAkjgrBrpCjn1Htarcq44COVIT6r0M3Rh5Jfk4tBIFtZ1wfV4g+2qidhFCsL4BlNEev3HK Api70IZ2v1/C4QZZOUqpmTSCmkTjRWxdeF7Q51i0ohVbAV/vVczBAXO X-Mailer: b4 0.14.3 Message-ID: <20260722-tdx-selftests-v14-8-15ad654a50db@google.com> Subject: [PATCH v14 08/22] KVM: selftests: Add TDX boot code From: Lisa Wang To: Andrew Jones , Ackerley Tng , Binbin Wu , Chao Gao , Chenyi Qiang , Dave Hansen , Erdem Aktas , Ira Weiny , Isaku Yamahata , Kiryl Shutsemau , linux-kselftest@vger.kernel.org, Paolo Bonzini , "Pratik R. Sampat" , Reinette Chatre , Rick Edgecombe , Roger Wang , Ryan Afranji , Sagi Shahar , Sean Christopherson , Shuah Khan , Xiaoyao Li , Oliver Upton Cc: Jeremiah McReynolds , kvm@vger.kernel.org, linux-coco@lists.linux.dev, linux-kernel@vger.kernel.org, x86@kernel.org, Lisa Wang Content-Type: text/plain; charset="utf-8" From: Erdem Aktas Add code to boot a TDX test VM. Since TDX registers are inaccessible to KVM, the boot code loads the relevant values from memory into the registers before jumping to the guest code. Reviewed-by: Binbin Wu Signed-off-by: Erdem Aktas Co-developed-by: Ackerley Tng Signed-off-by: Ackerley Tng Co-developed-by: Sagi Shahar Signed-off-by: Sagi Shahar Signed-off-by: Lisa Wang --- tools/testing/selftests/kvm/Makefile.kvm | 1 + .../selftests/kvm/include/x86/tdx/td_boot.h | 22 ++++++-- tools/testing/selftests/kvm/lib/x86/tdx/td_boot.S | 61 ++++++++++++++++++++++ 3 files changed, 81 insertions(+), 3 deletions(-) diff --git a/tools/testing/selftests/kvm/Makefile.kvm b/tools/testing/selftests/kvm/Makefile.kvm index 397afebbb34b..645d9aac61db 100644 --- a/tools/testing/selftests/kvm/Makefile.kvm +++ b/tools/testing/selftests/kvm/Makefile.kvm @@ -32,6 +32,7 @@ LIBKVM_x86 += lib/x86/svm.c LIBKVM_x86 += lib/x86/tdx/tdx_util.c LIBKVM_x86 += lib/x86/ucall.c LIBKVM_x86 += lib/x86/vmx.c +LIBKVM_x86 += lib/x86/tdx/td_boot.S LIBKVM_arm64 += lib/arm64/gic.c LIBKVM_arm64 += lib/arm64/gic_v3.c diff --git a/tools/testing/selftests/kvm/include/x86/tdx/td_boot.h b/tools/testing/selftests/kvm/include/x86/tdx/td_boot.h index bf2282931d49..89cf6c3485be 100644 --- a/tools/testing/selftests/kvm/include/x86/tdx/td_boot.h +++ b/tools/testing/selftests/kvm/include/x86/tdx/td_boot.h @@ -2,9 +2,6 @@ #ifndef SELFTEST_TDX_TD_BOOT_H #define SELFTEST_TDX_TD_BOOT_H -#include -#include - /* * Layout for boot section (not to scale) * @@ -24,7 +21,19 @@ * | | * | | * |___________________________|____ 0x0_ffff_0000: TD_BOOT_PARAMETERS_GPA + * + * TD_BOOT_PARAMETERS_GPA is arbitrarily chosen to + * + * + be within the 4GB address space + * + provide enough contiguous memory for the struct td_boot_parameters such + * that there is one struct td_per_vcpu_parameters for KVM_MAX_VCPUS */ +#define TD_BOOT_PARAMETERS_GPA 0xffff0000 + +#if !defined(__ASSEMBLY__) && !defined(__ASSEMBLER__) + +#include +#include /* * The exact memory layout for LGDT or LIDT instructions. @@ -63,4 +72,11 @@ struct td_boot_parameters { struct td_per_vcpu_parameters per_vcpu[]; }; +void td_boot(void); +void td_boot_code_end(void); + +#define TD_BOOT_CODE_SIZE (td_boot_code_end - td_boot) + +#endif /* !defined(__ASSEMBLY__) && !defined(__ASSEMBLER__) */ + #endif /* SELFTEST_TDX_TD_BOOT_H */ diff --git a/tools/testing/selftests/kvm/lib/x86/tdx/td_boot.S b/tools/testing/selftests/kvm/lib/x86/tdx/td_boot.S new file mode 100644 index 000000000000..bca9a4c3d8f8 --- /dev/null +++ b/tools/testing/selftests/kvm/lib/x86/tdx/td_boot.S @@ -0,0 +1,61 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include "tdx/td_boot.h" +#include "tdx/td_boot_offsets.h" +#include "processor_asm.h" + +.code32 + +.globl td_boot +td_boot: + /* + * In this procedure, edi is used as a temporary register. + * Paging is turned off. + */ + cli + + movl $TD_BOOT_PARAMETERS_GPA, %ebx + + /* + * Find the address of struct td_per_vcpu_parameters for this + * vCPU based on esi (TDX spec: initialized with vCPU id). Put + * struct address into register for indirect addressing. + */ + movl $SIZEOF_TD_PER_VCPU_PARAMETERS, %eax + mul %esi + leal TD_BOOT_PARAMETERS_PER_VCPU(%ebx), %edi + addl %edi, %eax + + /* Setup stack. */ + movl TD_PER_VCPU_PARAMETERS_ESP_GVA(%eax), %esp + + /* Setup GDT. */ + leal TD_BOOT_PARAMETERS_GDT(%ebx), %edi + lgdt (%edi) + + /* Setup IDT. */ + leal TD_BOOT_PARAMETERS_IDT(%ebx), %edi + lidt (%edi) + + /* + * Set up control registers (There are no instructions to mov from + * memory to control registers, hence use edi as a scratch register). + */ + movl TD_BOOT_PARAMETERS_CR4(%ebx), %edi + movl %edi, %cr4 + movl TD_BOOT_PARAMETERS_CR3(%ebx), %edi + movl %edi, %cr3 + movl TD_BOOT_PARAMETERS_CR0(%ebx), %edi + movl %edi, %cr0 + + /* Switching to 64bit mode after ljmp and then jump to guest code */ + ljmp $(KERNEL_CS),$1f +1: + jmp *TD_PER_VCPU_PARAMETERS_GUEST_CODE(%eax) + +/* Leave marker so size of td_boot code can be computed. */ +.globl td_boot_code_end +td_boot_code_end: + +/* Disable executable stack. */ +.section .note.GNU-stack,"",%progbits -- 2.55.0.229.g6434b31f56-goog