From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 74A0A3FCB2D for ; Mon, 27 Jul 2026 11:44:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785152697; cv=none; b=fNz8WuGLKYmXm1OINEDdbf0u3zuSQ0RqnxguJcGqbUkux48R9kokPlpjCX5E35h4mZgYeT1NPqOJaV/StsUS1aZe/2b92QHtS/xm8n0erIyk8mIYp+aAz/8g0YwgPhz468bU5lm9BKamlWIiE32oaCUS6jLXe6KSUUHYFBD0VL8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785152697; c=relaxed/simple; bh=p4HPipW1n6dIigIxj88W4VhdwEypcbER4MfbZKrmj8A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dFW4pCDaO0WXubasJb1mg/B2x2eEpooPqLltEyuuiY6v7eupk2vTCk5j5jJlZd5pEfjNAzp9dxFe4hueKxip/E62Q8xGKj6kvEJBUPdaNaLkD0AQfgjhBa795O/vhSKpAa8zWEl0uTU1R5cgS+/pdcUt2RCbtYcPKOl5Z7OXtpQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=lXG7Y9bF; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=DtuhJ8sW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="lXG7Y9bF"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="DtuhJ8sW" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66RAMBXH3427654 for ; Mon, 27 Jul 2026 11:44:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ChWZhY5E3AE1vUOFfitW5g12PfelZzrDjk8YzyVcLH4=; b=lXG7Y9bFNbwArvze AuI0upYrc0q4x5rzyvg2ZQwBRdi6jfvGJBSW8dyv3p4jAVaTK+KVQX7b+LaifJRL ZCMDKoxnE2zHRoKddNHQOVJ/dnzfIYxwFVQcrXe821u9brZYhSu5HkBE40Yc700/ QymG63FaopIyCLmgeuymLJdnh1hyrG0oVW0h/5ukxCKu5rmnxlKlYU2gOjYUzGpX vg4KSeb7Sp/wtQ7o0ntVqCRICc1mEhyFt71qCjGpijrEBjvXOmnLfvZJsnQZjBLn hY+MK/AY5Ggcm9Yk8fpeGiHdi3hKYXM+nzuDGCMxFN60klKHtt9f2jrOAElBOwP5 TEJ5BQ== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fnsxs2cqm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Jul 2026 11:44:54 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-51c0199faafso31717341cf.3 for ; Mon, 27 Jul 2026 04:44:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785152694; x=1785757494; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ChWZhY5E3AE1vUOFfitW5g12PfelZzrDjk8YzyVcLH4=; b=DtuhJ8sW5W7VWo2rwaUQmTHwwEkTiORyw54taYA5zfrDnrR5Rb8lf9kFsvN6IWH6JR DqoEkhE+ulmKe45WWex5BlAgENmLda8hedVFaYpjt3yqgWB8P4DpJvrrO/tnEVnulgdx PRiLl0SbM7IfbWg232TDcJngj4q/xv0ggEle8DHNL5ky/IUFvbISJdG3nxcQJvV9c7yq blFq9YUkZBmvC8vgqs1WDQ4m3CyqovVUrTtef84l9akHO2W4yaUMCfl5uZAqx0RODsTS 9aN26CRj4Gpd0PZnBWJI09e4L1LbRqRpD35FgJGE2776TKfNrUsDfkrQpXM0dytXQnAi yTkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785152694; x=1785757494; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=ChWZhY5E3AE1vUOFfitW5g12PfelZzrDjk8YzyVcLH4=; b=DKKwPiV3TaAIVC2POuIqFnLzXtTjUf3tyt/FCfVjA+NM7Wln7oC4dpWvv+Doz615Mr 0GlICwqjqiOay3dwILLXacb8dtQ6D+myvjPuKLjllnduvMJH4DIrl7Qe3p940Ijn6zPr KTEtorufWuh1CS+tjL1zJQWDpM05Jjg+arZsjQ/X/q6+l0HgJJNrA96Lx9o0XkRQKTIZ Fp62dS6N5oKaXt6BHWU/WiOKcaby8IS1B/gMbshpIPYbKMV0/OzSeeIY3v0h0vCsabQw 1STC1up5aeSUYkmQR9xBFAM5pn25pHHt/OUAm81Sla4HFsM1lSnDbNMfm1OzVYEAMJuK L3TA== X-Gm-Message-State: AOJu0YxOtFWZwn/Joh4RpZAbpN44a4nGjOSna0aByIoxIWIbfvDOIswb JXjhFPiHZyGYVybAE3+oMqFa+HSpL+POQO4Z6qx4Irtv1DFa105PeFmoJA6MyISv9tQcbYe79GW T37ip1u1M2VS3Og4lpXP6LoUFQjREWyU/YXowqQaaUll14vYgDncdEc6BtvyenaUd1uU= X-Gm-Gg: AR+sD13dqxbf1136OiLBORIQdM1UUVmSDruolMfg/gSolF2IPsK1uLlwpSm03Nq1ydj lpfmHJRWHWApLOzlF6RQ19xdAf0aEIEi3pwuMp4542vhkm2hA+3FkWgsjocwTGanf1JzHy/9Dwy gPg/cXUv6FIcuUudBgzoG3ioSguhETyg6AI1JXQzutHscvlajctZJdUFzvu3C4LbJcxjba4rVhi em7tbvdpgynzdcNIyr7bDIPHQMuEOOjK3lsXBdE2fl4ZI5kpbqOmLOGKBZKKwkNc5GoQkUyA4kM 5Mjy7zb4Co+mvJRXCjBzfwfp82mfh8f9P6Wa8+qnFvFJrWSUnTD6ypEct/af81SfnfgX9UkZOsi o7ZwexEUsOY2q1zQGYmVjUMzr X-Received: by 2002:a05:622a:4d2:b0:51b:fde4:cd4f with SMTP id d75a77b69052e-529a84bcc40mr78441411cf.30.1785152693694; Mon, 27 Jul 2026 04:44:53 -0700 (PDT) X-Received: by 2002:a05:622a:4d2:b0:51b:fde4:cd4f with SMTP id d75a77b69052e-529a84bcc40mr78441201cf.30.1785152693304; Mon, 27 Jul 2026 04:44:53 -0700 (PDT) Received: from [127.0.1.1] ([178.197.223.174]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47f85c6e9a2sm50301883f8f.35.2026.07.27.04.44.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jul 2026 04:44:52 -0700 (PDT) From: Krzysztof Kozlowski Date: Mon, 27 Jul 2026 13:44:44 +0200 Subject: [PATCH 2/3] irqchip/qcom: Add defaults for desired arm64 drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260727-irqchip-qcom-defaults-v1-2-ed80ad83ca53@oss.qualcomm.com> References: <20260727-irqchip-qcom-defaults-v1-0-ed80ad83ca53@oss.qualcomm.com> In-Reply-To: <20260727-irqchip-qcom-defaults-v1-0-ed80ad83ca53@oss.qualcomm.com> To: Thomas Gleixner , Radu Rendec , Bjorn Andersson , Konrad Dybcio Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1408; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=p4HPipW1n6dIigIxj88W4VhdwEypcbER4MfbZKrmj8A=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqZ0SuFoed6EUadosZ8EK96SG/LWPV7l/Csb1Q2 FcZFYMgwHeJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCamdErgAKCRDBN2bmhouD 17pOD/0VlgNqVX86y1cPLvBpNykQtnJeu56HObI2BTsHgSnGUeMJjQxfwrp2CDcArineYBdbmtZ oJmDkZ+IUTV5N494So4MO04w553OqYQKQm/RY926TSgwJz3gh6dhSwUuBWmrI0gngTrm7oEe5My cMPhUYHTB63MyL+nnfsv8YFXyvfPdfP4KpyRN/O45DRu28caYkL/RbLfmofymxExPyYwisBEUy4 0N63SoxG6e4zuuGWV41AgZfXn4NtbgJ/CgNKyGmOsngqYekTWTILtHty1friq9OPzBieyMmJI8K HOSYWcXDFkDCc1ly5BG5FDAlRTIB9eGaj8nPciCot2VYceQ2zWtvirGwtdBON5+zeFqDCwQ3i/K lJfEB+RrtVym5GYEvCkSU/5f9xWIfEQSGhxF2s2uEr90pLq0FDEJ8PX/0PW1Vl1PkGHxslySGJA RlGTbsGnvyEKx8sp5crCundDcZrMAMjUKfRTGV/8spEZQASgfLhFv7VyE50bD+XusohgUeiwlyD bb3QG3CVBn8LTqDPMNqx7XtNcvXQb5JWPdK7cvWnaExeeoEcZd7aQW/fupd54GzM7fXfVFHjvNG jfNvlcLkRqOxgpde8N/mUQFhWKJknzu6V9nXffZDWSOBstexWxSN/10itJzuWLjIDWfFBc6bNeA RoBt4v8RZ4FUEqA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI3MDExNSBTYWx0ZWRfX1yd3qGCIaXOO l+rO0fSJXKJdERqm2QyaJuww/QZE9BXXjsHC/wOhCGJaln9mcb2KPGzBXopsOr5OBO9imkFmGQU g/jaad3u+0rtN7zEXhRCnNl184OYxzFrZwOqlxkPvV1K5LQfnBSdHkDRa37f2ILz/f7d1RVRtCr 6VCZnrnFvCMw8de0s4jSv1mJl5/RWv4W7/aXGa29x+7vQc6lS3WQ9wSqzPwD49RIWY7ab4P+Xbh 6f/50IW0cFIifcVGHc8McXKCDRegFhOD6BGYjb5mOz8/UFazrNpe7etn1sIu2TxnNuxVkyFpAsR GkgncUIZEXCO/QiWE3PJnUroLsxp/1pDPPyq/yU6VhNiyQnZS0DwEtQz2+R1jA3bpXEkY/svEdE Kwdq+mqaznxFvclcumrpIczMIg9H5DtUoOEePsP+JKuWVN0UXj6SJCB517XuPEwkEctll54CY1a l9gQBI5TI1QDmcgs2Yg== X-Authority-Analysis: v=2.4 cv=EYr4hvmC c=1 sm=1 tr=0 ts=6a6744b6 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=N6niishs+lR9UBL1FN3Qrw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=BWlt3klZKUeuT-1Z3GkA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 X-Proofpoint-ORIG-GUID: VoUmdSo9BxqiEa6JyunsDqdq8_Nnn6UT X-Proofpoint-GUID: VoUmdSo9BxqiEa6JyunsDqdq8_Nnn6UT X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI3MDExNSBTYWx0ZWRfX+ZN7l9G6uO6s xmsGqhEOqBaUD3qCmtIQih4+NWh5sRIrkzPg7L+AGKkj5aHq3uVHdhkHT+EBXNDfHE7C+T6C2Mk z+Nt8BRTiwnup3bJh1psRQRO4vAVFf0= X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-27_03,2026-07-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 bulkscore=0 impostorscore=0 lowpriorityscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607270115 QCOM_PDC and QCOM_MPM are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Enable these by default whenever a kernel for Qualcomm SoC is built. The change has no impact on arm64 defconfig, but will enable QCOM_PDC for 32-bit ARM multi_v7_defconfig and qcom_defconfig, which is desired because SDX55 uses it. Signed-off-by: Krzysztof Kozlowski --- drivers/irqchip/Kconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 954137395bff..5427257c0230 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -524,6 +524,7 @@ config QCOM_PDC tristate "Qualcomm PDC" depends on ARCH_QCOM || COMPILE_TEST select IRQ_DOMAIN_HIERARCHY + default ARCH_QCOM help Power Domain Controller driver to manage and configure wakeup IRQs for Qualcomm Technologies Inc (QTI) mobile chips. @@ -533,6 +534,7 @@ config QCOM_MPM depends on (ARCH_QCOM && ARM64) || COMPILE_TEST depends on MAILBOX select IRQ_DOMAIN_HIERARCHY + default ARCH_QCOM help MSM Power Manager driver to manage and configure wakeup IRQs for Qualcomm Technologies Inc (QTI) mobile chips. -- 2.53.0