From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09C982F5A36 for ; Mon, 27 Jul 2026 14:11:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785161502; cv=none; b=csxeVr/BidqBmShjr0eS/u4Dz8ZUHsJPcjp/kQOSY8I2ddJfn6sjOn7OY22AjbMs5n5eDjr1JDtEeh+MecxnVy9666JTCOWeE4Whrlj077bS0TjDcPh9R1NjZxHEFRJrTkXIQ4rAk5ZO7YvjKElWoUFsRrl5OrBhr3UlOR2fZds= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785161502; c=relaxed/simple; bh=HW5o+7T8MhG/dED5+pmSN9kenQTmcJHxIQAMKcoKkwI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tnKhprB3NWZ1jwSLW7zD0kAZV37e5sGYdMe9WyCEuNwHOCnkupoldebjr0ULs1OZKzRsqmjEUgpeGm/oUEvKN1z6cm3vO1SAe8lvAVfCKse185fXO+i5yPRQMaqPxEM8IqqhSU5jIR/qdbdz3gVL5KA+46opoGv5ss/4vJ5/aBM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=BLEQJvpB; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kwqcGDjp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="BLEQJvpB"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kwqcGDjp" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66RDlZ7u3663505 for ; Mon, 27 Jul 2026 14:11:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Pq5KynjG+h3dOD+hNCrGLWYcr2Zxu6lNDSIRze/ZJeo=; b=BLEQJvpBRT3uJD/H ikz+og37OcjmaFCUb/fuzYUd4PCf35IWO0kQHT7BqE8FLt1MSaA1Azr0c08IOoPq gXHpH0ZRUxRsh9fta3wlW0JSFOHabhOQH5MynNxwfR9tJ9cTV7o1oupINAd7Mgez V2K7hp9sIWdVDezZL/PoI3RXVMD9LnBrZ0bDKr7cQEc6wyIZ0/jNOqla0iWx5Et/ YdTFKFairL/RCe8L5Htae+0rOw+qZZBFxlJJlAZboblWw+w8Wd3OSJ4r2jAM26TE l/gvXKFZqUZV4jzJ5Oe9TPPsrkjFBvRowVJxRPBL37vMCFM2vfQaCZM8Dm0m1DS5 lLxpUA== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fp2ashss6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Jul 2026 14:11:40 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c860544c077so6023625a12.3 for ; Mon, 27 Jul 2026 07:11:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785161499; x=1785766299; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Pq5KynjG+h3dOD+hNCrGLWYcr2Zxu6lNDSIRze/ZJeo=; b=kwqcGDjpOkbeAhjuzzmV2T98WGmfr3QntKKVQrJmyhYhUt+Dlp1co12BY/DOC7SpbK 9FugsTFmUS0Rrnt0uUP7qUeTPn8Usa44aOFTHpqz5WiYfy5dmxzRrwX+FKO/KJlmX3G7 L4Fi1MDzuWLBApGhDQSLRopaSgBmD5fFxK3mwSP84IdQC2LkbSqYpH9kXNsx2g98VAm1 BTYjr/DEqje5hB803tQGHQ+N3UJv449aurvH+PVrvgcX25kAlE6eiOyz8Vda1xYJzD8d AmVDPBCp6/asbLHMJPadbX9J7NiCUJkfi3TMlkc0+ZLsI/Lzr7kgaEJzdFObbp+o7E5F Nyjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785161499; x=1785766299; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Pq5KynjG+h3dOD+hNCrGLWYcr2Zxu6lNDSIRze/ZJeo=; b=gO9XeGm5O8sB482wx9TZ5/oPT4N5OJjB8vECL5m0eFiU+YGMPydxiGPEpNDps69Rx6 Wj+Qu/zZHq6v5a9138azGMEvAuwDpPUc9m7VIJDJHMRzJXJBUBauLGZ2BWPH8mnvc7Fo pSlVI+yyi9pgAKeTPFKZUKxyY/NM1ITmUcAArgdapIUxFwaNAtdyeceg92KYgMvvCd3Y 0uQvC72WN9oERP/hK1RwmdgqWTpKqOG1A9vsmTF4LMrmytsI6/18sYrMIXkpy1eJPvJl GotyLjTBjB7XAQbIECtIBDAqku+mLIqtSJdKiRRmrm+dYMhi05Pw7vX4cJsZBG3Pk5d9 O3aw== X-Forwarded-Encrypted: i=1; AHgh+RplZBgTNeD0p6JPkT9GaQD9eH3gaDPGVV6oHffDCHY6zl203zRJ7Y6eclKjsVHPSxKP7bVDaxlzYzOnkJQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyWTgR+zxRvyylhH0IWRdp6/PT/55eEO8QYgKdus+TojTVLlYOt PVS3YneqcQpLBNCXdx34MQHYOXMlGXZ0CMwGu8+JrNvUJAeRaFqKagp+FT/m1Su/BlwqrprgDee 3SNTuNL9N73wlID1sgEEyPhcuFHwZsB16lV70TDerBZlszQnh+0s2CiUdowdgtY0cCeM= X-Gm-Gg: AR+sD10ngSfkCKWn7+2CbGu17fmdmPjzrNbV742uHQrIY3Ro+O2NAqQ+1ONs8N9Db8c +5LwNe6c1T+O4pb8Kb3/SZ6DM7Zq5y36SaTdYWBaSj35P7qRWL2t7yJdGJVBnrvoFRgiAjIQKlO XlXPwpgTEUzvvJmyMQAtOqLhrpmlvVNFjUtNDggfG7DJeNJRDsjxCjQLwXWuE/6ePfjdgQlHmrE meLJLd3tFmiBRQgLvXLKkmaYHwG8W9WiBNQDsX8e3ZFOu1GRdWM7bQqQvdVXPsYQAGbVHDWtE4E CAjKmDkofN/fDZoj9NAej+o9xGUVgFNUY8tYWtuUTqlsuMcGlzJEvbrX7o75tg/Aecb0YOGjYcF YOO3zVUsQp+DlqZkl42SK2bSPXDj6k/4= X-Received: by 2002:a05:6a20:d50b:b0:3c0:9c1b:d0bf with SMTP id adf61e73a8af0-3c67e0b1d30mr8680631637.74.1785161499455; Mon, 27 Jul 2026 07:11:39 -0700 (PDT) X-Received: by 2002:a05:6a20:d50b:b0:3c0:9c1b:d0bf with SMTP id adf61e73a8af0-3c67e0b1d30mr8680592637.74.1785161499048; Mon, 27 Jul 2026 07:11:39 -0700 (PDT) Received: from hu-imrashai-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-314bc44cb92sm53438677eec.13.2026.07.27.07.11.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jul 2026 07:11:38 -0700 (PDT) From: Imran Shaik Date: Mon, 27 Jul 2026 19:40:57 +0530 Subject: [PATCH 1/6] dt-bindings: ptp: Document the TSCSS on Qualcomm Lemans and Monaco SoCs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260727-tscss-v1-1-beed14e72510@oss.qualcomm.com> References: <20260727-tscss-v1-0-beed14e72510@oss.qualcomm.com> In-Reply-To: <20260727-tscss-v1-0-beed14e72510@oss.qualcomm.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Bjorn Andersson , Konrad Dybcio Cc: Ajit Pandey , Taniya Das , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Imran Shaik X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI3MDEzNSBTYWx0ZWRfX6wlr5m4vxG3p zLLnKaEz3V4XvlepP06QosLo4RKdG3QYS9uUen7v0Jm9QfznUN6ZVDtU7n6PPQpU9qtOAZNYNmi l31c6STC2VZ1BcmPmEE2CCjP8YMHHWydmmRbBXuK1jKNBrXjYRx901/ZKZJoj5w0vS7unYM+puL mSiAH9cRfS+m6RjPvbVGMJINztZ7+Rd8dgIgYumSe1lVuOF0KWos7AlF26uACLrDJ0FNzrqemSQ 4M7GQdDKUQ3sVgj9BJFjmBWkFP8bq2mcKPmH3Nqw8W5VjmkAd3RSz71pSIBgazO30rWQlVv1QEQ Dz1ctmFMaebVdLLWRu3wUci+KkKspiIjdqkDAGSDrlNaLyVFo14QI1wjf0BWG47JxJ5oPvXjiQi fVzrzLRy8ykByRyHUDqk5oGpqkiD/8scc2dAjQMHpL1iNwWHEaMMWTudwEMnEwesCWV9K77lNDn FKy6O5XdD6330kIBW9Q== X-Authority-Analysis: v=2.4 cv=UPbt2ify c=1 sm=1 tr=0 ts=6a67671c cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=LvIppRi0fLrXIX5vxKMA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI3MDEzNSBTYWx0ZWRfX5bSREYygK1Je EePxRNx4z+o8IHXMCJU1AmfTlvC95PlYTfKO+0U10uXGH1vTn25iEW6oLHhYmNxk9wjm2achLoW 0NH5OdT+1VK5POt4yA+8mEY2BKy8z9s= X-Proofpoint-ORIG-GUID: m3lX6h5-xWXxW6qNXj3_CY9OCIiHAk40 X-Proofpoint-GUID: m3lX6h5-xWXxW6qNXj3_CY9OCIiHAk40 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-27_04,2026-07-24_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 bulkscore=0 clxscore=1015 spamscore=0 adultscore=0 lowpriorityscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607270135 Add Devicetree bindings for the Timestamp Counter Subsystem (TSCSS) found on Qualcomm Lemans and Monaco SoCs. TSCSS is a time synchronization subsystem composed of two main blocks: Timestamp Counter (TSC) and Event Timestamp Unit (ETU). The TSC block provides a continuously running counter used for timekeeping, while the ETU captures timestamps for external hardware event triggers. Co-developed-by: Taniya Das Signed-off-by: Taniya Das Signed-off-by: Imran Shaik --- .../devicetree/bindings/ptp/qcom,lemans-tscss.yaml | 198 +++++++++++++++++++++ 1 file changed, 198 insertions(+) diff --git a/Documentation/devicetree/bindings/ptp/qcom,lemans-tscss.yaml b/Documentation/devicetree/bindings/ptp/qcom,lemans-tscss.yaml new file mode 100644 index 0000000000000000000000000000000000000000..4cbe4b00ff7dcacbd8cc111e2b4b61ebce7104aa --- /dev/null +++ b/Documentation/devicetree/bindings/ptp/qcom,lemans-tscss.yaml @@ -0,0 +1,198 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/ptp/qcom,lemans-tscss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Timestamp Counter Subsystem (TSCSS) on Qualcomm Lemans and Monaco SoCs + +maintainers: + - Imran Shaik + - Taniya Das + +description: | + Qualcomm TSCSS is a time synchronization subsystem composed of two main + blocks - the Time Stamp Counter (TSC) and the Event Timestamp Unit (ETU). + + The TSC block is a timestamp generator that maintains a running counter used + for system timekeeping, and is functional with just the AHB and counter + clocks. + The ETU block is optional and captures TSC timestamps for external + hardware events, each ETU slice binding a slice identifier to an external + event selector. Support for the ETU block requires the additional ETU + clock along with the summary interrupt and slice subnodes. + +properties: + compatible: + oneOf: + - const: qcom,lemans-tscss + - items: + - const: qcom,monaco-tscss + - const: qcom,lemans-tscss + + reg: + maxItems: 1 + + reg-names: + items: + - const: tsc + + clocks: + minItems: 2 + items: + - description: TSC AHB configuration clock. + - description: TSC global counter clock. + - description: TSC ETU clock. + + clock-names: + minItems: 2 + items: + - const: ahb + - const: cntr + - const: etu + + interrupts: + description: Summary interrupt raised based on external event for any of the ETU slices. + maxItems: 1 + + interrupt-names: + items: + - const: etu_summary + + assigned-clocks: true + assigned-clock-rates: true + + "#address-cells": + const: 2 + + "#size-cells": + const: 2 + + ranges: true + +patternProperties: + "^etu-slice@[0-9a-f]+$": + type: object + description: ETU slice configuration + properties: + reg: + maxItems: 1 + + pinctrl-0: true + + pinctrl-names: + items: + - const: default + + qcom,etu-event-sel: + description: Event selection value for this slice. + $ref: /schemas/types.yaml#/definitions/uint32 + + qcom,etu-slice: + description: ETU slice identifier. + $ref: /schemas/types.yaml#/definitions/uint32 + + required: + - reg + - qcom,etu-event-sel + - qcom,etu-slice + - pinctrl-0 + - pinctrl-names + unevaluatedProperties: false + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + +allOf: + - if: + properties: + clock-names: + contains: + const: etu + then: + properties: + clocks: + minItems: 3 + clock-names: + minItems: 3 + required: + - interrupts + - interrupt-names + - "#address-cells" + - "#size-cells" + - ranges + +unevaluatedProperties: false + +examples: + - | + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + tscss@1c80000 { + compatible = "qcom,lemans-tscss"; + reg = <0x0 0x01c80000 0x0 0x2000>; + reg-names = "tsc"; + + clocks = <&gcc GCC_TSCSS_AHB_CLK>, + <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>; + clock-names = "ahb", "cntr"; + + assigned-clocks = <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>; + assigned-clock-rates = <15625000>; + }; + }; + + - | + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + tscss@1c80000 { + compatible = "qcom,lemans-tscss"; + reg = <0x0 0x01c80000 0x0 0x2000>; + reg-names = "tsc"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clocks = <&gcc GCC_TSCSS_AHB_CLK>, + <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>, + <&gcc GCC_TSCSS_ETU_CLK>; + clock-names = "ahb", "cntr", "etu"; + + assigned-clocks = <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>, + <&gcc GCC_TSCSS_ETU_CLK>; + assigned-clock-rates = <15625000>, <15625000>; + + interrupts = ; + interrupt-names = "etu_summary"; + + etu-slice@1c91000 { + reg = <0x0 0x01c91000 0x0 0x1000>; + pinctrl-0 = <&cci_timer0>; + pinctrl-names = "default"; + qcom,etu-event-sel = <1>; + qcom,etu-slice = <1>; + }; + + etu-slice@1c92000 { + reg = <0x0 0x01c92000 0x0 0x1000>; + pinctrl-0 = <&cci_timer1>; + pinctrl-names = "default"; + qcom,etu-event-sel = <2>; + qcom,etu-slice = <2>; + }; + }; + }; +... -- 2.34.1