From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CA6F2432BCA for ; Mon, 27 Jul 2026 18:25:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785176727; cv=none; b=N9I1xXLsNRUkuzPcJtnjb94sfcQ3gHI70nruBCIc63kEQYaboOYU0qo4epI0iMSjZtfNlAlnMl2GMYQT+ulfvbwAPO5XT2clL9B3OXQPc+0j+aJo24fd0UhzycTr9Phj1dnZ03pr92GNOTsMfy0yNEDcBXwZcXAWrvYP13NeUXc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785176727; c=relaxed/simple; bh=D0jwRCT6NU4HIEAYKyrwIaJChrW6UBZjDhcNTvtwrZo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=V1siJFxNtaL/2qEV7EgGCvByb44PYy1VnR2STQrQiwuYgPFBYefR+jviN3UV1EbuGyUgpLBMeQLkcC+MrGOFZ4iPdGW7KBXK9t3R5Xe8whmeEibShvRh7J1Nz29PurXzMCw3YWSPnbJI78bIyyVXyKIvTge5cl/3y2Xol260MKc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=L6HCNddo; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="L6HCNddo" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4955158f26aso19570435e9.3 for ; Mon, 27 Jul 2026 11:25:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785176723; x=1785781523; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=fi69UeDJQv2RitmlOYzaOUng+vmp2f9k6Jeo3FaU8d4=; b=L6HCNddoi4XBjkO7WCV/Xgk+h3yepk2dVmaeyg0K6TWRjuc01uAMSrYA/8n5Qclxyy dYCwK467oB+ZA8xJxXlL1EWV9NMgfdqqZcePS0sHjV/HaKT6ohM8Eo+pU9o0S60W5O7X EvLRFFeXKphVRjy6g89wvIk7uwrBIMzh3MMp3mur5hFZC4c2ZtsJJw8CBcwn44fzAnm3 NBVGPPtDQz+FwXOxSbRZ4kn/KJw2M1q7di+vq4B0JuDyFksiB9yY7qIdRNRKNIe6HxaT kPNtA/HiFsKor8gJTeiwBuQpdG9ceG9RPyJZX1qcpuCvRDD0v5I+0y6NLwbokzLeiN6K B94A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785176723; x=1785781523; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=fi69UeDJQv2RitmlOYzaOUng+vmp2f9k6Jeo3FaU8d4=; b=K7f600JUloN1WvcKeVpmhAbTbq3E+9aVK1OH6bJfg0fnSne3vDDl75q6lFtzr0FADa jXhlUUx/Fie34Z/7QGCeTuAPnRZ5sEww6pM8k0LEYnwDa7tGStUMRuhkChZrcam9cAne 2r4giSLiIqIxTE2iJu+r+FBLKvbIcZgizM9jwjR1p/I93dX/DPk6P6zn01lkY3pLBaeP 14v0TmluyjNok3p3zaUNi3ZkcPwXhmS1ez27STu/csVjo2oFGVXp0jnY0rtQAUHRcXqi Bl0+iJGRgdvoy8XsGdsjk8Bw1C/i0PzhHZ3if/wPNz6ULjb8RqGEeN35S8FJ+U+Ly863 n04w== X-Forwarded-Encrypted: i=1; AHgh+Rp3BeXgGwthKPJDrF8vknld8NAw3hFuHIzlMhIDDCZlkA6I8dnXU4GC4kbeERZHkvQ96q8xRLKoJmTz000=@vger.kernel.org X-Gm-Message-State: AOJu0Yx66ReiTDsXrMbREEUaaC6AIR7lk2knON+t9B3S9Q3ZOhELQoDd GL+kidHOf/xtCCBA6uUQi1nVis9DAKr/uLDJmZXjHMzUQj6Btj169Pgd X-Gm-Gg: AR+sD11ExDh0fCIe/JVVI1Etqo6XflHt/7iELC6iudOI5twkXGDCr10FZ3NItO2If4Q 3KivXmCMDCQzgwKQoQEPg+0p+Djb04WLfp9poqPV53qJHZ3WLavt40YeB4RSmSXcRwkWT7bnBX8 4/uOl31Z5Pl4mPiZoBwKWDUzkL5qTeVGS1eFww5BTmjwT8zNQauG0l4g4b+NIkeD/OOYXq572g8 PFG7QoV4oKh/j8qMOoNYWQf8bvnu2bwk1fNRuchwSTQxDVmROHbeJXpZA5DpNS1hAKB1bKuJFtI OjbIDUxLV8cu8gGBfPMpntXsm6J9Q+lCQcfXUAm5pxDsXfhSOrH6JhwNGmHOvS29+aADsxcakoX vWxLYG3IX0pQCXE0rDjZAEk22kDUVVdh4zpnNFVqN9smZIppDGD0ZDiapExmI5LpfWgRG93a3pF 0ScRz+ImRYKjme X-Received: by 2002:a05:600c:a4f:b0:493:d741:5d72 with SMTP id 5b1f17b1804b1-496b57116e2mr152292915e9.38.1785176722964; Mon, 27 Jul 2026 11:25:22 -0700 (PDT) Received: from [192.168.0.2] ([197.250.51.166]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47f85c53052sm50689288f8f.18.2026.07.27.11.25.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jul 2026 11:25:22 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Mon, 27 Jul 2026 21:24:18 +0300 Subject: [PATCH v8 03/12] dt-bindings: clk: zte: Add zx297520v3 LSP clock and reset controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260727-zx29clk-v8-3-7a107b00f1dd@gmail.com> References: <20260727-zx29clk-v8-0-7a107b00f1dd@gmail.com> In-Reply-To: <20260727-zx29clk-v8-0-7a107b00f1dd@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, =?utf-8?q?Stefan_D=C3=B6singer?= , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8435; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=D0jwRCT6NU4HIEAYKyrwIaJChrW6UBZjDhcNTvtwrZo=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqZ6J6hwQr2nMRpqBcfS3Otf/+QLaWQlxs4dZq1 cxaOxbKeaeJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCameiehsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJ50w/+J+xRydSpL3dX9V6Qpn5wlLkUP/ZifaQ Zz3UFP+P6TvtetSFEywmpCDYpvZI97iGrAvKnkm0XIufHTsJ6yDsI5kDkUtXQmr28WIcg3wBg2J aBP1p2RX2TYyL6fodT+Ikz+Liu0J1o7/McP3+itKHmTfnMYaOpAf4ygGv06kVhvB2AXN4MyEQxR vrNPol04s51TV5gy72w7gZLWdI+eamPVYhDhHMGJBgFHMuKUz7SLF/Mzj6q0OTb1YsBLDjSKe4m oYP73iYRbeYAzQjl5AdwA4sP46kd+Beozzqr4vt0zGqK+pfGsQjZb9VjKhfqKnDEWaMs/04Kr1U FlRKoPhAllgKkrkTD0IY2S3/DI9uhrMON8rGHdIoKcoxKweV3wug3ezOVkouQnwXzSNalwN5fDn ZnkRBCTdz4T4WdAbYgKgjRGGBMXwqeTG5Sgrxc7FpRtXwvOlAnjHr67eHXy7DMMHUKaQsa8O1BC uI9O8PR/u/avuPxpuUVHGQ7hsJCtOJknxY6QK+nb3ioE9kZnJ8jEK1STodHU/I/kV3SwbkTAuyk gwur0jEZVo0o+34OMmc+VbR6wsV6i0D4/Wwct2U/XTIuMqwaudYnx+bqIsdYfL/UMyaIVbCrF5B EzeqzojzUwrAlm42oXIQAdrbGyG/NHzxd+/YS5HH3Umtx5M+aVoA= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 The clock controller of the zx297520v3 Low Speed Peripherals is relatively clean. One register per device with gates, muxes and resets and for some devices a divider. There are even bits in the matrix controller to control propagation of clock lines down to LSP. The clocks are sorted by register address and I am convinced that the device list is complete. There are, however, a few more registers that are likely extra dividers for TDM and I2S devices. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Stefan Dösinger --- Patch changelog: v8: *) Start clock indices at 0 *) A minor grammar fix in the second paragraph of the binding prose v5: Rename from lspclk to lspcrm Remove matrixcrm from example v4: Order properties compatible->reg->clocks->clock->names->#cells --- .../bindings/clock/zte,zx297520v3-lspcrm.yaml | 101 +++++++++++++++++++++ MAINTAINERS | 1 + include/dt-bindings/clock/zte,zx297520v3-clk.h | 37 ++++++++ include/dt-bindings/reset/zte,zx297520v3-reset.h | 19 ++++ 4 files changed, 158 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml b/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml new file mode 100644 index 000000000000..cfad0e0372f4 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml @@ -0,0 +1,101 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/zte,zx297520v3-lspcrm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx297520v3 SoC LSP clock and reset controller + +maintainers: + - Stefan Dösinger + +description: | + This clock and reset controller controls low speed peripherals on the board. + This is a relatively isolated subsystem containing UART, I2C, I2S and SPI + devices. The controller is responsible for bringing the devices out of reset + and enabling their clocks as needed. + + The controller receives its clock signals from the matrix controller, and + these signals need to be declared as clock inputs. + + All available clocks are defined as preprocessor macros in the + "include/dt-bindings/clock/zte,zx297520v3-clk.h" header. Resets are defined in + the "include/dt-bindings/reset/zte,zx297520v3-reset.h" header. + +properties: + compatible: + const: zte,zx297520v3-lspcrm + + reg: + maxItems: 1 + + clocks: + items: + - description: Main PLL divided by 5 output from matrixcrm (124.8 MHz) + - description: Main PLL divided by 4 output from matrixcrm (156 MHz) + - description: Main PLL divided by 6 output from matrixcrm (104 MHz) + - description: Main PLL divided by 8 output from matrixcrm (78 MHz) + - description: Main PLL divided by 12 output from matrixcrm (52 MHz) + - description: Main oscillator output from matrixcrm (26 MHz) + - description: Timer oscillator output from matrixcrm (32 kHz) + - description: LSP pclk output from matrixcrm (26 MHz) + - description: TDM wclk mux output from matrixcrm + - description: DPLL divided by 4 output from matrixcrm (122.88 MHz) + + clock-names: + items: + - const: mpll-d5 + - const: mpll-d4 + - const: mpll-d6 + - const: mpll-d8 + - const: mpll-d12 + - const: osc26m + - const: osc32k + - const: pclk + - const: tdm-wclk + - const: dpll-d4 + + resets: + maxItems: 1 + + "#clock-cells": + const: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - resets + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@1400000 { + compatible = "zte,zx297520v3-lspcrm"; + reg = <0x01400000 0x100>; + clocks = <&matrixcrm ZX297520V3_LSP_MPLL_D5_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D4_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D6_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D8_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D12_WCLK>, + <&matrixcrm ZX297520V3_LSP_OSC26M_WCLK>, + <&matrixcrm ZX297520V3_LSP_OSC32K_WCLK>, + <&matrixcrm ZX297520V3_LSP_PCLK>, + <&matrixcrm ZX297520V3_LSP_TDM_WCLK>, + <&matrixcrm ZX297520V3_LSP_DPLL_D4_WCLK>; + clock-names = "mpll-d5", "mpll-d4", "mpll-d6", "mpll-d8", "mpll-d12", + "osc26m", "osc32k", "pclk", "tdm-wclk", "dpll-d4"; + resets = <&matrixcrm ZX297520V3_LSP_RESET>; + #clock-cells = <1>; + #reset-cells = <1>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index dc2972ade70f..05322672b9b5 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3878,6 +3878,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Odd fixes F: Documentation/arch/arm/zte/ F: Documentation/devicetree/bindings/arm/zte.yaml +F: Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-topcrm.yaml F: arch/arm/boot/dts/zte/ diff --git a/include/dt-bindings/clock/zte,zx297520v3-clk.h b/include/dt-bindings/clock/zte,zx297520v3-clk.h index a8477e9b2a14..8824740468a3 100644 --- a/include/dt-bindings/clock/zte,zx297520v3-clk.h +++ b/include/dt-bindings/clock/zte,zx297520v3-clk.h @@ -104,4 +104,41 @@ #define ZX297520V3_SRAM0_PCLK 38 #define ZX297520V3_GSM_CFG_PCLK 39 +#define ZX297520V3_TIMER_L1_WCLK 0 +#define ZX297520V3_TIMER_L1_PCLK 1 +#define ZX297520V3_WDT_L2_WCLK 2 +#define ZX297520V3_WDT_L2_PCLK 3 +#define ZX297520V3_WDT_L3_WCLK 4 +#define ZX297520V3_WDT_L3_PCLK 5 +#define ZX297520V3_PWM_WCLK 6 +#define ZX297520V3_PWM_PCLK 7 +#define ZX297520V3_I2S0_WCLK 8 +#define ZX297520V3_I2S0_PCLK 9 +#define ZX297520V3_I2S1_WCLK 10 +#define ZX297520V3_I2S1_PCLK 11 +#define ZX297520V3_QSPI_WCLK 12 +#define ZX297520V3_QSPI_PCLK 13 +#define ZX297520V3_UART1_WCLK 14 +#define ZX297520V3_UART1_PCLK 15 +#define ZX297520V3_I2C1_WCLK 16 +#define ZX297520V3_I2C1_PCLK 17 +#define ZX297520V3_SPI0_WCLK 18 +#define ZX297520V3_SPI0_PCLK 19 +#define ZX297520V3_TIMER_LB_WCLK 20 +#define ZX297520V3_TIMER_LB_PCLK 21 +#define ZX297520V3_TIMER_LC_WCLK 22 +#define ZX297520V3_TIMER_LC_PCLK 23 +#define ZX297520V3_UART2_WCLK 24 +#define ZX297520V3_UART2_PCLK 25 +#define ZX297520V3_WDT_LE_WCLK 26 +#define ZX297520V3_WDT_LE_PCLK 27 +#define ZX297520V3_TIMER_LF_WCLK 28 +#define ZX297520V3_TIMER_LF_PCLK 29 +#define ZX297520V3_SPI1_WCLK 30 +#define ZX297520V3_SPI1_PCLK 31 +#define ZX297520V3_TIMER_L11_WCLK 32 +#define ZX297520V3_TIMER_L11_PCLK 33 +#define ZX297520V3_TDM_WCLK 34 +#define ZX297520V3_TDM_PCLK 35 + #endif /* __DT_BINDINGS_CLOCK_ZX297520V3_H */ diff --git a/include/dt-bindings/reset/zte,zx297520v3-reset.h b/include/dt-bindings/reset/zte,zx297520v3-reset.h index 4682d4a599c6..69eef84b2f29 100644 --- a/include/dt-bindings/reset/zte,zx297520v3-reset.h +++ b/include/dt-bindings/reset/zte,zx297520v3-reset.h @@ -41,4 +41,23 @@ #define ZX297520V3_VOU_RESET 9 #define ZX297520V3_LSP_RESET 10 +#define ZX297520V3_TIMER_L1_RESET 0 +#define ZX297520V3_WDT_L2_RESET 1 +#define ZX297520V3_WDT_L3_RESET 2 +#define ZX297520V3_PWM_RESET 3 +#define ZX297520V3_I2S0_RESET 4 +#define ZX297520V3_I2S1_RESET 5 +#define ZX297520V3_QSPI_RESET 6 +#define ZX297520V3_UART1_RESET 7 +#define ZX297520V3_I2C1_RESET 8 +#define ZX297520V3_SPI0_RESET 9 +#define ZX297520V3_TIMER_LB_RESET 10 +#define ZX297520V3_TIMER_LC_RESET 11 +#define ZX297520V3_UART2_RESET 12 +#define ZX297520V3_WDT_LE_RESET 13 +#define ZX297520V3_TIMER_LF_RESET 14 +#define ZX297520V3_SPI1_RESET 15 +#define ZX297520V3_TIMER_L11_RESET 16 +#define ZX297520V3_TDM_RESET 17 + #endif /* __DT_BINDINGS_RESET_ZX297520V3_H */ -- 2.54.0