From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f181.google.com (mail-pl1-f181.google.com [209.85.214.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A1B741E6AE for ; Tue, 28 Jul 2026 09:18:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785230303; cv=none; b=RTYv7wzYpRSpqWXrI9+hWS9kcz12J7LvGwzU7ZVcByyHEFL6R8K9GsrNj2Okz5OvhOJtVzcUd5Nbju2I2lSxWcXDRNJQbkyCKPN8n64PmftCR/u6EOC8bGHaICYKanbIqJ9BetLbsg+NY2AtDCDYfCZRyTNfNvtwzGR5RSQqYpo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785230303; c=relaxed/simple; bh=oWT0z3sYbdBIxj39xHfrckXBnQbxT1C0dn7AE/zBdBM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Md/R4Skf6tGm3kDnbhB+B3HFXn1kzXwtzg82T5Cm7MECflW9pHD0ybJ/2uoLairOqerxaQgcjnjlIEyCkeN76+8XCrv38+p0fu1kCleGs26lrA4CfPZinMOkzZZJOMqNkAMZZGkbmL81t+it0/hBCRTyuLoS/AUihSKyOa1+Nyg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=A+M4A/+d; arc=none smtp.client-ip=209.85.214.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="A+M4A/+d" Received: by mail-pl1-f181.google.com with SMTP id d9443c01a7336-2cc7ef7ec27so45796575ad.1 for ; Tue, 28 Jul 2026 02:18:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1785230301; x=1785835101; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=0T75/EutYIQThS/ZfnwY3OlWCqIaGeaNzqSXOb58pGA=; b=A+M4A/+daG/izkUbu3m/UXYOPiz6PxVrLZ5jKcdoLN2/ixgDVIJcKrAFksznPWetvg qLLKk004p0TH/t1yIZr/CaHX3Hlx7kqDJ1YXWf3ARgMzITS0DRdIl5SBjy9dkrwYGKc9 ka041sFlfnnP3OZJGq0Nav97KMKuKtiFubWfE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785230301; x=1785835101; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=0T75/EutYIQThS/ZfnwY3OlWCqIaGeaNzqSXOb58pGA=; b=erFhQRe/mdVIRlu1CP/+CImmZwDwbNQ5avh7xt3k4kug3/8DwcAoThVdACHNOerntn kqF2GS9hvjjv58JSkMY7RJCukVJACZzRgB/mJdgdI2MYQMWU5HTz52qNruAzd+5dfKD/ MHfd5mgSclnac/L6RjR5DeqVm3ConeCvJJ/yE+3hUQHyJHAOXlmqfmKtQBZU3Me/snHj FbkGvfjt7fxwXGKhmiLP3nISYqttk5UwqYpYrw0ixMf3yI3naLaDuGmN7+KeVpYiGieS Yk4dYVYbhSrQZwYrfdm9CxAi4ReiQkxPp1WIVHeSoQx0mtCwJacgYR86YHn+SKUs5bXc BAgQ== X-Forwarded-Encrypted: i=1; AHgh+Ro0PA2ymfjw78pi3HxuFe3ypqTGJkPHnCdFnBkqLf374C9ip7Jjw+VeBT+qoCJRO8FhibqhOli9qLTdfLQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzfNIy4N4k2X4+V+ym6DaBlRffhGq8MR+PyojoiUxNwZ2x3sY5I SXvWgjOB55w5XLzEIKpo+9CgZhUuDQ2F1DVKE/mIuQQI2XcF9RI7boLZJKF7I0txgA== X-Gm-Gg: AR+sD115vefnN7yFNi649QSicdRIs6uQQUDJ2CfLSHrVwHucl9/vO34hnhpCRAxlrF7 iZFT2TeMh9H5BCyXnXP/n+56I8U3wkAi4zu+6d2IbI5ENmmKe0Sp604hsEvR8aYl4jLKf1SxtVo /3GTIKHngQiuwP6Ept2VnZM9IJLqIy00d9A2tN4seMCiscUfR1lsEtc/GhOwZiL2N+MwNLfsfXi +GRnMGLo0Ufua+iGSu0o3hvH9+xOpOi2U4WSi+jcr/EtAtns7YSmtbM0svOY6JtuDhwEueq1i9y C0wVitGCXfdG9EgkxHijvGwneFwvrqYxW0HiiLPu2ojSdmea5yi2ZoYKFsHGscFp5n62F0emJTT P+1BpccRi+XI/JTEw2CgMQBtnJAEuj6a6p7ZILlBFeyQIhRSbzIe1/ddMe6QEnsLcXbm2uncPuL 0jUKtVU3fSe4See+ZGVuSucKNiXpEArNcziPYmDY+3/yWWJk42v6tvt5L/Zr7xf5bPuILqrA== X-Received: by 2002:a17:903:fb0:b0:2ca:e565:7b15 with SMTP id d9443c01a7336-2d015c91d62mr18424095ad.10.1785230301466; Tue, 28 Jul 2026 02:18:21 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2a00:79e0:201d:8:c85f:b2bb:a077:d544]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2cfde81dcc1sm48616965ad.84.2026.07.28.02.18.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Jul 2026 02:18:20 -0700 (PDT) From: Chen-Yu Tsai To: Stephen Boyd , Brian Masney , Matthias Brugger , AngeloGioacchino Del Regno , Alessio Belle , Luigi Santivetti , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: Chen-Yu Tsai , David Airlie , Simona Vetter , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, imagination@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Icenowy Zheng , YoungJoon Lee , Conor Dooley Subject: [PATCH v4 1/5] dt-bindings: clock: mediatek: Add mt8173 mfgtop Date: Tue, 28 Jul 2026 17:17:59 +0800 Message-ID: <20260728091804.382753-2-wenst@chromium.org> X-Mailer: git-send-email 2.55.0.229.g6434b31f56-goog In-Reply-To: <20260728091804.382753-1-wenst@chromium.org> References: <20260728091804.382753-1-wenst@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The MFG (GPU) block on the MT8173 has a small glue layer, named MFG_TOP in the datasheet, that contains clock gates, some power sequence signal delays, and other unknown registers that get toggled when the GPU is powered on. The clock gates are exposed as clocks provided by a clock controller, while the power sequencing bits are exposed as one singular power domain. Reviewed-by: Conor Dooley Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Chen-Yu Tsai --- .../clock/mediatek,mt8173-mfgtop.yaml | 70 +++++++++++++++++++ include/dt-bindings/clock/mt8173-clk.h | 7 ++ 2 files changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml diff --git a/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml b/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml new file mode 100644 index 000000000000..03db1ee9e594 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- + +$id: http://devicetree.org/schemas/clock/mediatek,mt8173-mfgtop.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek MT8173 MFG TOP controller + +maintainers: + - AngeloGioacchino Del Regno + +description: + The MFG TOP glue layer controls various signals going to the MFG (GPU) + block on the MT8173. + +properties: + compatible: + const: mediatek,mt8173-mfgtop + + reg: + maxItems: 1 + + clocks: + maxItems: 4 + + clock-names: + items: + - const: sys + - const: mem + - const: core + - const: clk26m + + power-domains: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#power-domain-cells': + const: 0 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + - '#clock-cells' + - '#power-domain-cells' + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@13fff000 { + compatible = "mediatek,mt8173-mfgtop"; + reg = <0x13fff000 0x1000>; + clocks = <&topckgen CLK_TOP_AXI_MFG_IN_SEL>, + <&topckgen CLK_TOP_MEM_MFG_IN_SEL>, + <&topckgen CLK_TOP_MFG_SEL>, + <&clk26m>; + clock-names = "sys", "mem", "core", "clk26m"; + power-domains = <&spm MT8173_POWER_DOMAIN_MFG>; + #clock-cells = <1>; + #power-domain-cells = <0>; + }; diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/clock/mt8173-clk.h index 3d00c98b9654..89e982f771db 100644 --- a/include/dt-bindings/clock/mt8173-clk.h +++ b/include/dt-bindings/clock/mt8173-clk.h @@ -243,6 +243,13 @@ #define CLK_IMG_FD 7 #define CLK_IMG_NR_CLK 8 +/* MFG_SYS */ + +#define CLK_MFG_AXI 0 +#define CLK_MFG_MEM 1 +#define CLK_MFG_G3D 2 +#define CLK_MFG_26M 3 + /* MM_SYS */ #define CLK_MM_SMI_COMMON 1 -- 2.55.0.229.g6434b31f56-goog