From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx08-00376f01.pphosted.com (mx08-00376f01.pphosted.com [91.207.212.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B94AF2BDC2F for ; Wed, 29 Jul 2026 04:21:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.86 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785298864; cv=none; b=u1oEXcrMGxosNhYsRtsmDdb82/Tg7XIjQSsAe8VftISa02lpsN5BN3+p1+sT/hl6CWa76nIcvii0W8Lb80Qb403RQZFmUnIkO9hDQmuiR+beWc+0eXjx++NcXhHMWysRA1ypAIp9KgSd0P5WrJP6diBgwHfAD4FwE+It4PfDdm0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785298864; c=relaxed/simple; bh=OgIBO83ASg+fX+Mi3nuVooAnb4OgxQnMSGJJ6/coiQg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:To:CC; b=FhwgzYJ3TSkURELNS51X/jxhVKw3FiTClSko0Oa2j4C5UegAHunx8Vg8agU3cCXGA49J3M1/zKQJJY+SdlcDKywCgjdIER0rvOFO0PEvguxtCzsc1z75LGZ/gwii1OX75GfZZUiOUp7drRGXckkWGlSHogGv5Z+iKGtjWzw5c1Q= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com; spf=pass smtp.mailfrom=imgtec.com; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b=t4lpvm3Q; arc=none smtp.client-ip=91.207.212.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imgtec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b="t4lpvm3Q" Received: from pps.filterd (m0168888.ppops.net [127.0.0.1]) by mx08-00376f01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66T498NV4181473; Wed, 29 Jul 2026 05:19:30 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imgtec.com; h=cc :content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=dk201812; bh=miR0E78ZjiqCMhBU4fcQk7R Efbg4WbxJDOm5SW9fTuE=; b=t4lpvm3Q3YLE+AdSiamVFdt6nOWGL7r0HuQcUkx OI8mXSyDjP/A1pEeDKVJt5KSWjFFE+YgoWtLU6d44HRa8S3P83zkuE5Vrndp3KWk eLyCoj4HlU4lgRt4e7EKPetHCd3lGSfBZBArTc/kuPOm3zXEmpcqwjQybaogwZFk vP96qGcnCcm8MZMM4TQw8DPrkek4kuIOwtbEZTkFYtGsDH6YxMsAqRMw4Lj4W8m5 SZHyppJLlq9R8AI1OqYrvCfaJ8XWAyHBQ659qLw7K+RSI0IkxPP84Pbvbqb4Gu3h aTFd8Qn22STf0Df78Q1qT9uGiatMNCR8Uyfh57Q2VtD0U8w== Received: from hhmail01.hh.imgtec.org (83-244-153-141.cust-83.exponential-e.net [83.244.153.141]) by mx08-00376f01.pphosted.com (PPS) with ESMTPS id 4fq8s1r1jc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 29 Jul 2026 05:19:30 +0100 (BST) Received: from [127.0.1.1] (172.25.128.225) by HHMAIL01.hh.imgtec.org (10.100.10.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.43; Wed, 29 Jul 2026 05:19:27 +0100 From: Brajesh Gupta Date: Wed, 29 Jul 2026 09:49:08 +0530 Subject: [PATCH] drm/imagination: Set scheduler timeout period higher than Firmware timeout Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20260729-sched_timeout-v1-1-4adc801b1997@imgtec.com> X-B4-Tracking: v=1; b=H4sIADt/aWoC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE vPSU3UzU4B8JSMDIzMDcyNL3eLkjNSU+JLM3NT80hLdZEsLwzRjU5NUC1NjJaCegqLUtMwKsHn RsbW1AJGZyDtfAAAA To: Alessio Belle , Luigi Santivetti , Frank Binns , "Maarten Lankhorst" , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: , , , Brajesh Gupta X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1785298767; l=1402; i=brajesh.gupta@imgtec.com; s=20260417; h=from:subject:message-id; bh=OgIBO83ASg+fX+Mi3nuVooAnb4OgxQnMSGJJ6/coiQg=; b=YS3qBGfJNrR+1sQcVWz2kzEWI/cO6F9rkSb3yF1+t31LdSs0BXXLPhFDgnEXF1ewaA4zUfU6W disBRo34capAtWFLCcBpJ8amQXvx+GTgxF7Rz0aMU18DYizKB6+1aEY X-Developer-Key: i=brajesh.gupta@imgtec.com; a=ed25519; pk=vDcrSP6vOpWKs914T986xUbB/vY0/cU7mRRb16MRkcg= X-Authority-Analysis: v=2.4 cv=NrjhtcdJ c=1 sm=1 tr=0 ts=6a697f52 cx=c_pps a=AKOq//PuzOIrVTIF9yBwbA==:117 a=AKOq//PuzOIrVTIF9yBwbA==:17 a=HYrZrZQ_E1YA:10 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=kQ-hrUj2-E3RCbRHssb7:22 a=qZQ2PDNLMSdLoqI-hfl9:22 a=r_1tXGB3AAAA:8 a=NH_CmkS_wl5flyWpymsA:9 a=QEXdDO2ut3YA:10 a=t8nPyN_e6usw4ciXM-Pk:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI5MDAzMSBTYWx0ZWRfX8FfwneVXcO0n mXKEYnBE3wHsJwMGSxrR0AmFnC8r0AGQcfTcz8Agi+X19mbIXcJ9BE0bbWGH7QGq3T/7qZZPWfe 0vyJk15o3P9ivguscF2SNwyEIenLWhhrx3V2Th3X+XYRMv88hAcBvZRgLnVDn/2gblgmFktmbR1 5B+aOGqDuXjDT9RhJKDyZ1ePKBfmrQKFFdVy552PQnbcJA6MaGQYG48niWoFSESoujAvia5Sprn gewA+QiuXRuCdCjZ2sSTNhhEwRIe+dp7gPys/2wo5Dv0ZbTOnuM/LYpT0uotf2b1cFt+V6EYZai x3irUwagH4Pys7Fv6/W37nwldn+lUCMfI5tjDkk4U7JOsx49Z/qVI9EPGJSVvJmoOO4C+BcnL5U SxeTzioK7K2hiljtv4430AUnwJa+UlrdUYIVTLNVsS97oS0/7oUaVPSmwCKQ0kQqXSXXIGwFXpz Z47JOhb+5ErxbsflscQ== X-Proofpoint-ORIG-GUID: R10WKmLM0S19H5QV-Jag9krWFr3YhCpo X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI5MDAzMSBTYWx0ZWRfXy0eWdzfh8Dla VuRXemy0VManUnOdjC2qqHhVq8OSgMJSE3rUMfGyGgk88JfQH7T0/vVK5bX3ETqye9WfPEBsvGg L4icpEbAxBnbIR3Dwsd4zpkICTBEwow= X-Proofpoint-GUID: R10WKmLM0S19H5QV-Jag9krWFr3YhCpo Firmware schedule workloads on the GPU and tracks progress. It is also responsible for detecting any lockup and triggering recovery. Update the GPU scheduler timeout to a resonalbly high value to avoid premature timeout at the GPU scheduler end. Signed-off-by: Brajesh Gupta --- drivers/gpu/drm/imagination/pvr_queue.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/imagination/pvr_queue.c b/drivers/gpu/drm/imagination/pvr_queue.c index 54e88b4208d7..09993e858df8 100644 --- a/drivers/gpu/drm/imagination/pvr_queue.c +++ b/drivers/gpu/drm/imagination/pvr_queue.c @@ -17,6 +17,7 @@ #include "pvr_rogue_fwif_client.h" #define MAX_DEADLINE_MS 30000 +#define SCHED_TIMEOUT_PERIOD (2 * MAX_DEADLINE_MS) #define CTX_COMPUTE_CCCB_SIZE_LOG2 15 #define CTX_FRAG_CCCB_SIZE_LOG2 15 @@ -1283,7 +1284,7 @@ struct pvr_queue *pvr_queue_create(struct pvr_context *ctx, .submit_wq = pvr_dev->sched_wq, .credit_limit = 64 * 1024, .hang_limit = 1, - .timeout = msecs_to_jiffies(500), + .timeout = msecs_to_jiffies(SCHED_TIMEOUT_PERIOD), .timeout_wq = pvr_dev->sched_wq, .name = "pvr-queue", .dev = pvr_dev->base.dev, --- base-commit: e55fead22ff9ee047ab9f1903860c4b43043514e change-id: 20260729-sched_timeout-c981f354e853 Best regards, -- Brajesh Gupta