From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E4953B71A8 for ; Thu, 30 Jul 2026 08:07:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785398879; cv=none; b=KUMZJ1NRAbYkAi0njASp4lL4r51pyAs0Vsuec8GWe1SKG4+r8pyt+MD7lKq4U+D/dIvNGftKzQx4/UZAHWIdN12HVrKBZHYx3GU7jgAR+MoDYe4xZfbjBGjr6Gc3ipujIlzpqgBpbZSILPNakkSdUcleipEPKA3C7YHLPpAI/iM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785398879; c=relaxed/simple; bh=+JjM/sgIio8jR2W9yqpjWOOLgqtT7LG9HnU8fGUDjAc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=nD7dNdAjfSsrH6nGNWKjx4RFF/+AUa3L2cX6hy0LERxWGYBBO9THOgiJaHkTWWj5/RIHsTqrYzdZmChr0x23rTCyYs2NSztWn8+hxppz3or4j/WODXkei6v/0QAfKDusO2k+gwif8hkonhY5HjLJlTbUT6CmL76muzgB4BGU2lw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TPeOW48Q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TzK+GVT8; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TPeOW48Q"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TzK+GVT8" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66U83933013076 for ; Thu, 30 Jul 2026 08:07:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=55O37ru+YI+ oIT01KiSDZ0BqJT+tlTXLImDEwJE/6EY=; b=TPeOW48QTpgwkp3XycO6fbjeD66 5j9KPcqEIP1llETKBBq4pUQitqDxAXmifbx4evBaknrGcHEqdfn2uB6nmiQ/0l4K YBe1esApUON9gwMOdY2+sbK5r03CRkhhotbkK2BqPod1MjumiigkzLbSTmEnOK4n muaNP7ANZBqMayJJLZXR0YDlMXuP8yBdBjk9/jko1h5/j60W44SVzhCPlNgRiwmM oHyv4jWzoNviLGwsx78EXijT8gZwdoJDyRdtQrl0jUv1QAVNrHdzlu/cx3ng4IvP 7Cdf7DBdtAoPze9i1BAnGH/sQkpoJ84Pql0ox6akhKXgPz7PTBhkdikr3wg== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fr2rx00qv-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 30 Jul 2026 08:07:51 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-38e5a616d07so2050232a91.2 for ; Thu, 30 Jul 2026 01:07:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1785398871; x=1786003671; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=55O37ru+YI+oIT01KiSDZ0BqJT+tlTXLImDEwJE/6EY=; b=TzK+GVT8YDprimYxPuUAh0n0Dz7I0TOCMmWz/E9sQnvBUbMAYzH5CiTyhmsUkPmOpR uWsbyBIxwxnYehLHkmsZ3HdJ3+WE+5emKFBnmyY13I5JjRWg8v03tschzrCLB3FVpdeV a+gITwk+pOrNb3/OnWTOWfp52CpsgEWFxo21a+b5lb6tWuF2VE9nUDlFwrdsN3kgnq6N Irvoj0KfMgu42UfP5pdlP/0uez10sEEOzMsfoLuwIpAvsyVR8cLxgp6ZmDUVS9OMpCcp EK5mFwpFadp7OdznP5AHdfnsk9pRxVQPiwQOKzRvYPR9A3ufIbYzNVhgS66KvRZdk3FV HfKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785398871; x=1786003671; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=55O37ru+YI+oIT01KiSDZ0BqJT+tlTXLImDEwJE/6EY=; b=bukD/kHF8abS0pLmzwZeZv5NqUnlSXZX1RybxmrDpzJJoxCnCwkawXqsl6BiExYqdw ANc6vNOVqH2r2Olxs37v8TiyQDxiqrfoo4Jm1vi64nWHKn2pHyuYs6qB5mkcpLTb48ES XSYGJ2gP00cO8Zgma5ZO3nr4n8GDHcifB9riIRI/PJQN8WaYhIIu6TOdyrrQNFn/9QGc BjXQm0GDJQfU7c6U4rBsQiCwbSiUg+JWi13yjcPEMWhyGMIhhwvuAtnt4/AJleHgzgHI +BZwG2VqImkEiBZVVuSbgKh16wZM1dUutRa77Hie42wap0itJDYfrZ2zRypfcIryA/Qb 3ZeQ== X-Forwarded-Encrypted: i=1; AHgh+RpUgc0mXSvLSWxse1htdnMmrmJtJcNMtUo/4l6CalWLxFLLps9Ph2CprLsXrVx8VdKv4/JjqcT6XKEIOh4=@vger.kernel.org X-Gm-Message-State: AOJu0YxcR4G1EXXPf0n+0A61jAM2IOB5cqCVEIVvpb4N62pAsWFF/1WU 2E60mLk5psYXPlyoDPGIAHGMPL+i5NxwjQJk98bdlEcCEjN9p+zUDZN0ogfBi1oBkUkthVuoJaP fA8SfIx82KHPIngN7N/b7Ba9IEOq+qC44jYmTeUmXC3gmHKPNppTHvqNPwCoyHSCJ//s= X-Gm-Gg: AR+sD13WHbPkSTVQuWcsOaFUlr/NEGWzW1aYFQrD3JcQ48JgHWykzALPNVLKpaxO9LV 2Zy3mva0NoZI6LcKg2zmWES/N/tmt8u36m9R11A+quYfH6rFB5EUP5PUXEKNYSsijmIjRkyk4IK aMj9xKVov3HRyA5zd/s1oKLswwaSBCtCTnhEYcymh5i4el/m8aS1KCXj5XPSvejB5RjlKd4dDjn AOUPaRhh9KFpX/JJAK+w6b3GYjTsdBho8ts6LyTcFJFI/QrHUWFtGyYcihgryvrREpd/SurtWxG PUMschJM2VFyJcYytZiRseE2qE5fHEB9f3m8DbBYJ7dNx0OEvAOZBdbDTwgn4ZO64YfNXUsW0yC sxpAhlQNb3f54/MygCDHwOUv+nkJir4rmM5uX0M52ibSbjqwRBkN0wFs= X-Received: by 2002:a17:90b:38d1:b0:387:e0db:bc30 with SMTP id 98e67ed59e1d1-38f9c07e874mr1237459a91.38.1785398871069; Thu, 30 Jul 2026 01:07:51 -0700 (PDT) X-Received: by 2002:a17:90b:38d1:b0:387:e0db:bc30 with SMTP id 98e67ed59e1d1-38f9c07e874mr1237438a91.38.1785398870544; Thu, 30 Jul 2026 01:07:50 -0700 (PDT) Received: from hu-songchai-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-38f9bab61desm619516a91.13.2026.07.30.01.07.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Jul 2026 01:07:50 -0700 (PDT) From: Songwei Chai To: andersson@kernel.org, alexander.shishkin@linux.intel.com, mike.leach@linaro.org, konrad.dybcio@oss.qualcomm.com, suzuki.poulose@arm.com, james.clark@arm.com, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Songwei Chai , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, devicetree@vger.kernel.org, gregkh@linuxfoundation.org, Jie Gan Subject: [PATCH v16 6/7] qcom-tgu: Add timer/counter functionality for TGU Date: Thu, 30 Jul 2026 01:07:03 -0700 Message-Id: <20260730080704.2903540-7-songwei.chai@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260730080704.2903540-1-songwei.chai@oss.qualcomm.com> References: <20260730080704.2903540-1-songwei.chai@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Info: AW1haW4tMjYwNzMwMDA1NyBTYWx0ZWRfX3fbyLJyBJyTV p/ZRpXdb77xUZG1yqCiDn/alKDMdP/VN+IhJIE6EYV2ESJuv5D5EIqvj91L5IytwBXc8cWYOsuS +U60ojuOslV5UQBB8+uXIyJ/2psabEY= X-Proofpoint-GUID: XmqwBG7t-_Jadm7VAamUg9KOr2OgaG-v X-Authority-Analysis: v=2.4 cv=aO3Ab79m c=1 sm=1 tr=0 ts=6a6b0657 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=eGDQztGCVwpQsGOtWZEA:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzMwMDA1NyBTYWx0ZWRfXx7mFXW56xp9L qNrcjkJk3lQayiw8L1F84sT4qt22W7qxnq/EsteU6Lnxgx2PvStky2xh5PbQZvg7drtOjcM3yUO EJzAlhnUDtPCOAL9XxlhthoQN7ba/QmYYEdsoixTLFlxFQQGFT/AHj0xOfQu0pfY/w8Ud3p+LdD EEMh3NQ+xbwySP9vmU4YVST2xp0kG2BaabzmSyldTOB9LFlBg8lPWrFUIqVC1qvNSQZFn4L4Rwo ORSA1W6/8SgmC2Jr9ZXBQe1FHoNVsh8gZP5XWl6M9MrUFAeSwh4V5YB5Uxt+YkTp7E7vSXtX19T h7RnvrKMc1oZ3f+VqzFo6a/uL2R8OEWBsya076Mp5WaPvqN1M/4CyyPoHegpVExnBVTzTqTq0bK Wp4gl2ChxYJw4Lo/bvmwtvXV79AH4K6T8ZAswJmsb/0GFzVabJgt5L8JVPjmYy3WS3d3aSOgoav BkAXeAIGIf08ve7MaMw== X-Proofpoint-ORIG-GUID: XmqwBG7t-_Jadm7VAamUg9KOr2OgaG-v X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-30_02,2026-07-29_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 suspectscore=0 clxscore=1015 spamscore=0 malwarescore=0 impostorscore=0 phishscore=0 adultscore=0 priorityscore=1501 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607300057 Add counter and timer node for each step which could be programed if they are to be utilized in trigger event/sequence. Reviewed-by: Jie Gan Signed-off-by: Songwei Chai --- .../ABI/testing/sysfs-bus-amba-devices-tgu | 14 +++ drivers/hwtracing/qcom/tgu.c | 117 +++++++++++++++++- drivers/hwtracing/qcom/tgu.h | 56 +++++++++ 3 files changed, 185 insertions(+), 2 deletions(-) diff --git a/Documentation/ABI/testing/sysfs-bus-amba-devices-tgu b/Documentation/ABI/testing/sysfs-bus-amba-devices-tgu index fa9e9083065e..a0cad2f16310 100644 --- a/Documentation/ABI/testing/sysfs-bus-amba-devices-tgu +++ b/Documentation/ABI/testing/sysfs-bus-amba-devices-tgu @@ -37,3 +37,17 @@ Description: (RW) Set/Get the default next action for a specific step of the TGU. This is the last register of the condition select region and is applied when none of the numbered select registers match. + +What: /sys/bus/amba/devices//step[0:7]_timer/reg[0:1] +Date: August 2026 +KernelVersion: 7.2 +Contact: Jinlong Mao , Songwei Chai +Description: + (RW) Set/Get the timer value with specific step for TGU. + +What: /sys/bus/amba/devices//step[0:7]_counter/reg[0:1] +Date: August 2026 +KernelVersion: 7.2 +Contact: Jinlong Mao , Songwei Chai +Description: + (RW) Set/Get the counter value with specific step for TGU. diff --git a/drivers/hwtracing/qcom/tgu.c b/drivers/hwtracing/qcom/tgu.c index 7f0a74514e40..ea83273a628c 100644 --- a/drivers/hwtracing/qcom/tgu.c +++ b/drivers/hwtracing/qcom/tgu.c @@ -40,6 +40,10 @@ static int calculate_array_location(struct tgu_drvdata *drvdata, reg_index = drvdata->num_condition_select - 1; return step_index * (drvdata->num_condition_select) + reg_index; + case TGU_COUNTER: + return step_index * (drvdata->num_counter) + reg_index; + case TGU_TIMER: + return step_index * (drvdata->num_timer) + reg_index; default: break; } @@ -92,6 +96,12 @@ static ssize_t tgu_dataset_show(struct device *dev, case TGU_CONDITION_SELECT: return sysfs_emit(buf, "0x%x\n", drvdata->value_table->condition_select[index]); + case TGU_TIMER: + return sysfs_emit(buf, "0x%x\n", + drvdata->value_table->timer[index]); + case TGU_COUNTER: + return sysfs_emit(buf, "0x%x\n", + drvdata->value_table->counter[index]); default: break; } @@ -137,6 +147,14 @@ static ssize_t tgu_dataset_store(struct device *dev, tgu_drvdata->value_table->condition_select[index] = val; ret = size; break; + case TGU_TIMER: + tgu_drvdata->value_table->timer[index] = val; + ret = size; + break; + case TGU_COUNTER: + tgu_drvdata->value_table->counter[index] = val; + ret = size; + break; default: ret = -EINVAL; break; @@ -186,6 +204,18 @@ static umode_t tgu_node_visible(struct kobject *kobject, if (tgu_attr->reg_num < drvdata->num_condition_select - 1) return attr->mode; break; + case TGU_COUNTER: + if (!drvdata->num_counter) + return SYSFS_GROUP_INVISIBLE; + if (tgu_attr->reg_num < drvdata->num_counter) + return attr->mode; + break; + case TGU_TIMER: + if (!drvdata->num_timer) + return SYSFS_GROUP_INVISIBLE; + if (tgu_attr->reg_num < drvdata->num_timer) + return attr->mode; + break; default: break; } @@ -236,6 +266,30 @@ static ssize_t tgu_write_all_hw_regs(struct tgu_drvdata *drvdata) drvdata->base + CONDITION_SELECT_STEP(i, j)); } } + + for (i = 0; i < drvdata->num_step; i++) { + for (j = 0; j < drvdata->num_timer; j++) { + index = check_array_location(drvdata, i, TGU_TIMER, j); + + if (index == -EINVAL) + goto exit; + + writel(drvdata->value_table->timer[index], + drvdata->base + TIMER_COMPARE_STEP(i, j)); + } + } + + for (i = 0; i < drvdata->num_step; i++) { + for (j = 0; j < drvdata->num_counter; j++) { + index = check_array_location(drvdata, i, TGU_COUNTER, j); + + if (index == -EINVAL) + goto exit; + + writel(drvdata->value_table->counter[index], + drvdata->base + COUNTER_COMPARE_STEP(i, j)); + } + } /* Enable TGU to program the triggers */ writel(1, drvdata->base + TGU_CONTROL); exit: @@ -316,6 +370,27 @@ static void tgu_set_conditions(struct tgu_drvdata *drvdata) drvdata->num_condition_select = TGU_MAX_CONDITION_SELECT; } +static void tgu_set_timer_counter(struct tgu_drvdata *drvdata) +{ + int num_timers = 0, num_counters = 0; + u32 devid2; + + devid2 = readl(drvdata->base + CORESIGHT_DEVID2); + + if (TGU_DEVID2_TIMER0(devid2)) + num_timers++; + if (TGU_DEVID2_TIMER1(devid2)) + num_timers++; + + if (TGU_DEVID2_COUNTER0(devid2)) + num_counters++; + if (TGU_DEVID2_COUNTER1(devid2)) + num_counters++; + + drvdata->num_timer = num_timers; + drvdata->num_counter = num_counters; +} + static void tgu_disable(struct tgu_drvdata *drvdata) { TGU_UNLOCK(drvdata->base); @@ -443,6 +518,22 @@ static const struct attribute_group *tgu_attr_groups[] = { CONDITION_SELECT_ATTRIBUTE_GROUP_INIT(5), CONDITION_SELECT_ATTRIBUTE_GROUP_INIT(6), CONDITION_SELECT_ATTRIBUTE_GROUP_INIT(7), + TIMER_ATTRIBUTE_GROUP_INIT(0), + TIMER_ATTRIBUTE_GROUP_INIT(1), + TIMER_ATTRIBUTE_GROUP_INIT(2), + TIMER_ATTRIBUTE_GROUP_INIT(3), + TIMER_ATTRIBUTE_GROUP_INIT(4), + TIMER_ATTRIBUTE_GROUP_INIT(5), + TIMER_ATTRIBUTE_GROUP_INIT(6), + TIMER_ATTRIBUTE_GROUP_INIT(7), + COUNTER_ATTRIBUTE_GROUP_INIT(0), + COUNTER_ATTRIBUTE_GROUP_INIT(1), + COUNTER_ATTRIBUTE_GROUP_INIT(2), + COUNTER_ATTRIBUTE_GROUP_INIT(3), + COUNTER_ATTRIBUTE_GROUP_INIT(4), + COUNTER_ATTRIBUTE_GROUP_INIT(5), + COUNTER_ATTRIBUTE_GROUP_INIT(6), + COUNTER_ATTRIBUTE_GROUP_INIT(7), NULL, }; @@ -450,8 +541,8 @@ static int tgu_probe(struct amba_device *adev, const struct amba_id *id) { struct device *dev = &adev->dev; struct tgu_drvdata *drvdata; - unsigned int *priority, *condition, *select; - size_t priority_size, condition_size, select_size; + unsigned int *priority, *condition, *select, *timer, *counter; + size_t priority_size, condition_size, select_size, timer_size, counter_size; int i, j; int ret; @@ -473,6 +564,7 @@ static int tgu_probe(struct amba_device *adev, const struct amba_id *id) tgu_set_reg_number(drvdata); tgu_set_steps(drvdata); tgu_set_conditions(drvdata); + tgu_set_timer_counter(drvdata); drvdata->value_table = devm_kzalloc(dev, sizeof(*drvdata->value_table), GFP_KERNEL); @@ -516,7 +608,28 @@ static int tgu_probe(struct amba_device *adev, const struct amba_id *id) drvdata->value_table->condition_select = select; + timer_size = drvdata->num_step * drvdata->num_timer; + + timer = devm_kcalloc(dev, timer_size, + sizeof(*(drvdata->value_table->timer)), + GFP_KERNEL); + if (!timer) + return -ENOMEM; + + drvdata->value_table->timer = timer; + + counter_size = drvdata->num_step * drvdata->num_counter; + + counter = devm_kcalloc(dev, counter_size, + sizeof(*(drvdata->value_table->counter)), + GFP_KERNEL); + if (!counter) + return -ENOMEM; + + drvdata->value_table->counter = counter; + drvdata->enabled = false; + /* * Create the sysfs groups only after the backing storage is fully * allocated, otherwise userspace could open a priority attribute and diff --git a/drivers/hwtracing/qcom/tgu.h b/drivers/hwtracing/qcom/tgu.h index cee55f66f629..12d2381bfbe0 100644 --- a/drivers/hwtracing/qcom/tgu.h +++ b/drivers/hwtracing/qcom/tgu.h @@ -14,6 +14,7 @@ #define TGU_LAR 0xfb0 #define TGU_UNLOCK_OFFSET 0xc5acce55 #define TGU_DEVID 0xfc8 +#define CORESIGHT_DEVID2 0xfc0 #define TGU_DEVID_SENSE_INPUT(devid_val) \ ((int)FIELD_GET(GENMASK(17, 10), devid_val)) @@ -21,6 +22,15 @@ ((int)FIELD_GET(GENMASK(6, 3), devid_val)) #define TGU_DEVID_CONDITIONS(devid_val) \ ((int)FIELD_GET(GENMASK(2, 0), devid_val)) +#define TGU_DEVID2_TIMER0(devid_val) \ + ((int)FIELD_GET(GENMASK(23, 18), devid_val)) +#define TGU_DEVID2_TIMER1(devid_val) \ + ((int)FIELD_GET(GENMASK(17, 12), devid_val)) +#define TGU_DEVID2_COUNTER0(devid_val) \ + ((int)FIELD_GET(GENMASK(11, 6), devid_val)) +#define TGU_DEVID2_COUNTER1(devid_val) \ + ((int)FIELD_GET(GENMASK(5, 0), devid_val)) + #define TGU_BITS_PER_SIGNAL 4 #define LENGTH_REGISTER 32 @@ -56,6 +66,8 @@ #define PRIORITY_START_OFFSET 0x0074 #define CONDITION_DECODE_OFFSET 0x0050 #define CONDITION_SELECT_OFFSET 0x0060 +#define TIMER_START_OFFSET 0x0040 +#define COUNTER_START_OFFSET 0x0048 #define PRIORITY_OFFSET 0x60 #define REG_OFFSET 0x4 @@ -91,6 +103,12 @@ #define CONDITION_SELECT_STEP(step, select) \ (CONDITION_SELECT_OFFSET + REG_OFFSET * select + STEP_OFFSET * step) +#define TIMER_COMPARE_STEP(step, timer) \ + (TIMER_START_OFFSET + REG_OFFSET * timer + STEP_OFFSET * step) + +#define COUNTER_COMPARE_STEP(step, counter) \ + (COUNTER_START_OFFSET + REG_OFFSET * counter + STEP_OFFSET * step) + #define tgu_dataset_rw(name, step_index, type, reg_num) \ (&((struct tgu_attribute[]){ { \ __ATTR(name, 0644, tgu_dataset_show, tgu_dataset_store), \ @@ -106,6 +124,10 @@ tgu_dataset_rw(reg##reg_num, step_index, TGU_CONDITION_DECODE, reg_num) #define STEP_SELECT(step_index, reg_num) \ tgu_dataset_rw(reg##reg_num, step_index, TGU_CONDITION_SELECT, reg_num) +#define STEP_TIMER(step_index, reg_num) \ + tgu_dataset_rw(reg##reg_num, step_index, TGU_TIMER, reg_num) +#define STEP_COUNTER(step_index, reg_num) \ + tgu_dataset_rw(reg##reg_num, step_index, TGU_COUNTER, reg_num) /* * The last register of the 'condition select' region is the next-action @@ -158,6 +180,18 @@ NULL \ } +#define STEP_TIMER_LIST(n) \ + {STEP_TIMER(n, 0), \ + STEP_TIMER(n, 1), \ + NULL \ + } + +#define STEP_COUNTER_LIST(n) \ + {STEP_COUNTER(n, 0), \ + STEP_COUNTER(n, 1), \ + NULL \ + } + #define PRIORITY_ATTRIBUTE_GROUP_INIT(step, priority)\ (&(const struct attribute_group){\ .attrs = (struct attribute*[])STEP_PRIORITY_LIST(step, priority),\ @@ -179,6 +213,20 @@ .name = "step" #step "_condition_select" \ }) +#define TIMER_ATTRIBUTE_GROUP_INIT(step)\ + (&(const struct attribute_group){\ + .attrs = (struct attribute*[])STEP_TIMER_LIST(step),\ + .is_visible = tgu_node_visible,\ + .name = "step" #step "_timer" \ + }) + +#define COUNTER_ATTRIBUTE_GROUP_INIT(step)\ + (&(const struct attribute_group){\ + .attrs = (struct attribute*[])STEP_COUNTER_LIST(step),\ + .is_visible = tgu_node_visible,\ + .name = "step" #step "_counter" \ + }) + enum operation_index { TGU_PRIORITY0, TGU_PRIORITY1, @@ -186,6 +234,8 @@ enum operation_index { TGU_PRIORITY3, TGU_CONDITION_DECODE, TGU_CONDITION_SELECT, + TGU_TIMER, + TGU_COUNTER, }; /* Maximum priority that TGU supports */ @@ -210,6 +260,8 @@ struct value_table { unsigned int *priority; unsigned int *condition_decode; unsigned int *condition_select; + unsigned int *timer; + unsigned int *counter; }; static inline void TGU_LOCK(void __iomem *addr) @@ -242,6 +294,8 @@ static inline void TGU_UNLOCK(void __iomem *addr) * @num_step: Maximum step size * @num_condition_decode: Maximum number of condition_decode * @num_condition_select: Maximum number of condition_select + * @num_timer: Maximum number of timers + * @num_counter: Maximum number of counters * * This structure defines the data associated with a TGU device, * including its base address, device pointer, the lock serialising @@ -257,6 +311,8 @@ struct tgu_drvdata { int num_step; int num_condition_decode; int num_condition_select; + int num_timer; + int num_counter; }; #endif -- 2.34.1