From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 751F13B2D14 for ; Mon, 3 Aug 2026 07:43:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785742997; cv=none; b=atixrJ/T+PDpuf/cKGKbts20zmHyJmSFeNVn5/wSQnRH9ViYSOwgfBoX2nk4GY1LywEHmPKK2MEsSsRudPSMvPxDbV63j2RLxT+UYhd3T5nzFkZ0TCFGRdtFGjVL4wGM0VqpvEdW5Q7/3TaL4tji4xJEexuWOD4wfaCnvux4eKA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785742997; c=relaxed/simple; bh=fbGYUULQialJp6yM3JeG6XmxmfYJPDdorLIytgYMDzY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pguwjh8PNnbNvMnoVkd5BwbqoarOpM2DxBolI3ucxJGjqTx7uJcBHrcZgj9SZhgiW3Wn/n+EHNNwg7e6KY4nIkkInMnywN8C5gSBw98Oq1tvd3q15zA+9wXRyag49YdUvHp+d+u+zDyN8NUqCmGzvNW54GdtUoJGEUmU5VeG/nw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=lnzJkb3o; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="lnzJkb3o" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-490cf322ed0so8862565e9.1 for ; Mon, 03 Aug 2026 00:43:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1785742995; x=1786347795; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=HL1uUBfhMJe7ET+YuosdDRA+CIDq5irLyiC9AU2budY=; b=lnzJkb3ozyehBh5u2kb/vhYrQZhPQj5gsg9NMpkZktCiQn9hGEPKHYEJV6X5RbKbN1 tsgPAixGRB/HP6KVEsd9+Ru0cvd9qjLqaka9F8lp7OxkV2yI0NHbUn89brD+HMm3KpKo VsrPJDpb/2USxgeLHX7wIg159+munawH72a/o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785742995; x=1786347795; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=HL1uUBfhMJe7ET+YuosdDRA+CIDq5irLyiC9AU2budY=; b=c/HTmdxL/ZQ1Yp5IfclQEOoWqmyx1fdPAp9rct2MgXxm0r5Q1vGnlN7AMBtjyqPzOh OfKNohkO4KV0q0KKPv9SX5CHPsfF/SCy1RDAJjaV7FMMbNOATYOVSZOEUnByp4fal5zH 9KyrY0EFCjD+TPtT1VzAsrRvtJRlvUqFpVAZJkBCq7GSgoTmqD6YuPkxcaMEBxPRHiq8 XZvTbIjIq4B+UhT0TOAn+GXT0Rf+7xKZIhxGcmOT2XJyeSmkHehPbC3Zem80vbjZUy6x sNZRXOnkiRSw6Wr+cVQj4cwm5mQ21fl9sD4S6jJX4OpTKmdBLv7BySui7mB7zi4Znv9f sPoA== X-Gm-Message-State: AOJu0Yxqxc9z5l/TDl42qCanF7wlkItiC+IRzbx3Kbu0XbQA7UNS+Lo9 SuI5m8rbFpTW2vXWfn2pgeJK8b5oCD9s1fmwx2YMpFVDKZk2um/En2x4z6byVTjf3R4S3O2BSrR 4Gq6R X-Gm-Gg: AR+sD12fbeImrwbx9x+sc+c3X860VludcjzrRlSRvQkfAaNPCAM03MwsmMFwohJSKzY SIkK4F8Pi3b2lbBBPyBDmRzDocWk1Ivzmr6UEsdW3Mv05hEw8WZsaMKdABM6QBgTa8EvhLBewDe VlsRfa3ywZyFFTSywBsyn88Onfg2BGFt383DQiggylx0TPECpx0UlqKq6MmNBDPVL/6fGoHJdcG BehAnAx28ptd6dQ2Ek8ruUnY5tcMFsuUmd/tsb9vNd2XPEbKb+mkvjmL3wTVZ+RrNgbI51kLxls EM7QbN6OrrhEXYCMNFOzaZw5248p3/+GAPGuGKVugpLozqJmQ5AtjeI7iICX+Gvjk/44TUEoy2t J0vkwXu5wxiQ+pzYL8dJJmN+CHPMTnknjohzTZacrsjGRXqOetjqRev6a9BWgDqrvevn/YSTc4d 9bRQQq4O48XbVl0ucPvbYyZyNrCQ6LANFiiWKQP64876JCISr4AIZxdjh6T5lz9cZmDJj9WXhDX W9JOXy0bEvMh9cEa2bz/arNGhgvl0yNKcjfT0JQN+ox4dxts2Sq1iAamsFJ0hdmsupOeRU/jrgr YPEy3J5X/R4zs0J8yvceNS4Hi+gd4xQQwLE6fSAR37WWY+kgSQtofvzC/o4mF08X X-Received: by 2002:a05:600c:8b43:b0:496:c93d:35d9 with SMTP id 5b1f17b1804b1-4980c66b45emr163403795e9.6.1785742994777; Mon, 03 Aug 2026 00:43:14 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-17-119-233.retail.telecomitalia.it. [79.17.119.233]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47fd41d1a58sm30370503f8f.7.2026.08.03.00.43.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Aug 2026 00:43:14 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Arnd Bergmann , Bjorn Andersson , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Krzysztof Kozlowski , Luca Weiss , Michal Simek , Sven Peter Subject: [RESEND PATCH v7 16/16] arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM Date: Mon, 3 Aug 2026 09:26:11 +0200 Message-ID: <20260803074224.3821911-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260803074224.3821911-1-dario.binacchi@amarulasolutions.com> References: <20260803074224.3821911-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Enable I2C (touchscreen and audio codec), SPI (display configuration), DRM panel and SAI (audio) configurations required to support the Engicam MicroGEA-STM32MP257-RMM board Signed-off-by: Dario Binacchi --- Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" - Rebased after dropping patch "arm64: defconfig: cleanup the defconfig" arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 654a102cb5bc..99cd81b684ea 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -633,6 +633,7 @@ CONFIG_I2C_RK3X=y CONFIG_I2C_RZV2M=m CONFIG_I2C_S3C2410=y CONFIG_I2C_SH_MOBILE=y +CONFIG_I2C_STM32F7=m CONFIG_I2C_TEGRA=y CONFIG_I2C_UNIPHIER_F=y CONFIG_I2C_XILINX=m @@ -670,6 +671,7 @@ CONFIG_SPI_QUP=y CONFIG_SPI_QCOM_GENI=m CONFIG_SPI_S3C64XX=y CONFIG_SPI_SH_MSIOF=m +CONFIG_SPI_STM32=m CONFIG_SPI_STM32_OSPI=m CONFIG_SPI_SUN6I=y CONFIG_SPI_TEGRA210_QUAD=m @@ -1011,6 +1013,7 @@ CONFIG_DRM_PANEL_LVDS=m CONFIG_DRM_PANEL_HIMAX_HX8279=m CONFIG_DRM_PANEL_HIMAX_HX83112A=m CONFIG_DRM_PANEL_HIMAX_HX83112B=m +CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI=m CONFIG_DRM_PANEL_ILITEK_ILI9882T=m CONFIG_DRM_PANEL_KHADAS_TS050=m CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=m @@ -1113,6 +1116,7 @@ CONFIG_SND_SOC_ROCKCHIP_SPDIF=m CONFIG_SND_SOC_ROCKCHIP_RT5645=m CONFIG_SND_SOC_RK3399_GRU_SOUND=m CONFIG_SND_SOC_SAMSUNG=m +CONFIG_SND_SOC_STM32_SAI=m CONFIG_SND_SUN8I_CODEC=m CONFIG_SND_SUN8I_CODEC_ANALOG=m CONFIG_SND_SUN50I_CODEC_ANALOG=m -- 2.43.0