From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-oi1-f176.google.com (mail-oi1-f176.google.com [209.85.167.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 225B5456DE4 for ; Tue, 4 Aug 2026 21:27:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.176 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785878865; cv=none; b=MxNNlCOsQLQB8frJcTDd2m/luZKjxElQcNI/WJ1sRTnYkSGgjKDfSJFXYjlFkfh/+F/qqAqy+EJdb77XEswtQWsZY/g5NBlc13ZYjCWEEmkVotpmUxSxesEHLLyHD68ZO9foE7wxD1LD/qbTyhM5Syilfnov854PWAqdFXPT9kE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785878865; c=relaxed/simple; bh=cxjDKZ0MA9VUms6JcpknLJlKdT7ZoJ5aaylgo7tCtYM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=g09T8v5JFcjkIAKBmTIETpz3ZZogGVopN82I54kggeaCEoUxY8tKKivoFLbk+lyxQPthFll75HVhb29xBC5sBMhMGOPJQLIgjT200lYu4uGOduxjbuqC19W3meBt1ATKtOEqipR9B/WWHg6XJYuQIK5R4HTCH9Yh3fP6YFiqbfY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=sm/IF/JY; arc=none smtp.client-ip=209.85.167.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="sm/IF/JY" Received: by mail-oi1-f176.google.com with SMTP id 5614622812f47-489f3611e0cso202879b6e.1 for ; Tue, 04 Aug 2026 14:27:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785878861; x=1786483661; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=FHj476tA2byKc8arhZaw8Ci81fHtdMiGqz0hVZIDFng=; b=sm/IF/JYVXJICXHtjQREnjIRxnzY2X0IFDSWmrRuK3h0uE40KoPKytp4Z1FvJHIzER MfYDVl+l/sHy/om6mCDg0EFEQ+Wz/czBoq2LgNdhE6c4HKn8SDbX8Kl/UNEe4wjw4+yT u5brBKitFiu+5yTW4hgl20kFCwLExg/jvgFz+vOw43SZobznKx8gmSU4JOzbrVLF6k33 9YT713jOihYsVetiBtlp8FrT4JwWf3CYANjCtx4B3pQTd7a5zvEukNz4fQxSFwLkabs4 9HmX6R81JHdaWwD2nlM6HO/FKNgeLdpacU+pOSw6eh6QLpa2tP/D5NnRAG1Lf5meeAf9 8/Yg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785878861; x=1786483661; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=FHj476tA2byKc8arhZaw8Ci81fHtdMiGqz0hVZIDFng=; b=hQ0TOORW58Xui5stoHAhX4EgEO7+zD0AM07fZ4osFm/4ERzjtA6zY8EeJCXpqf/I1c rtfl3pr6v85O+qLLqC2Pfta4m3XooA1N+LLHX1rQWnhs36L5w1GM9mjFg7ZtHrSxpOTr 5LsjjArLMCdJAa/aEXBxGsCh7GfRhkk0yCmmxCx7q2tNXpeHM1ldvP3bOJDUdVj9N0av mFYSMw7kLSc2nXQwiFkIYVFsrApzKva2fLtYj3O4kPJFFxxLPToauXbHzRKJWVJgSh7j nLLHUAun0JUyX3Nqnx7+wIIRxzL4Qm8SU8piWcWtT6kwZ790qAkOjx1MNZIvRtMYrKW/ Wauw== X-Forwarded-Encrypted: i=1; AHgh+RrhjCfY9TgHxjGoiaHt8fYujSNxv/vkuxQlA4epglj92NWoV+ee2Ovi8S0s5zzD9yENwSEgrVKYw8Z3bDY=@vger.kernel.org X-Gm-Message-State: AOJu0Yw0V3JihIzN/4xBZOPF2wvs7wLZoSc8Whw7+NCr4JVtATLW64oO McCBT1fk2k07q9VskFfaY2miZT0QpBVrEuCgbPtIoKK1teMfYxrv9jlN X-Gm-Gg: AR+sD13pe8I2xv14r5Jmm43RKxd8K5Olc2MSdZW0SJ8f1Dl6croxk2zpO3wgO5bq672 apvj2us0jIwqBb232AO8X6NtosigtF66JkVeB2YGB7r5nmtiY3lDYjWBISdH0SXgk5aZoOMTw0C VEcdUK70rjkS/XAbQBpUOvkjSpWvB26Wu7lbRxUaqziW/YVsnjDolPFdG70uEglRojv9gaDnPTr UjJmV++v+J3HRBcZafLCMbAeayjXt3Zkr59LeVzBH2kjC4Yh8ELsJlo+CORehR/v9cULOmqLzKW iAxqx9bJzkBrT+w5dH4TDHhSaa1ofjrl6JCnZVjvGm68R2zNX/S8F7BbujlsxONxeKV88+EgOWa 7f30pJpllmdNem7raezWFYt/TpFQ0ZVcSptPs+4mVbi89VNaHOr8Vq6uByLpNMKuDwp5WkP1TV0 voFbxVG+C87xpvQ2tToXnAJ3h3PA0mBjmKKS463vG2v4qGJNuApz0QZ5mopc/ouap+i+/cLM5Tu xJWuL8sSZtGTk2KIMoxUrXOZvlI2j2YwJGxOC0N6XhVvOMRRIIG5S1v6yew1fWynSnbNx/+F/cp XPqJALYffCou1ivIpKC9/x5xUtb2gmCSd501faBxlrOASIW2pMqn7RqqKtg5HN3PmN6d8NTx7xI Jwqs052PoGk3xKyYQ X-Received: by 2002:a05:6808:1646:b0:496:559d:5474 with SMTP id 5614622812f47-4afadfb0140mr961793b6e.8.1785878860975; Tue, 04 Aug 2026 14:27:40 -0700 (PDT) Received: from [127.0.1.1] (184-96-154-59.hlrn.qwest.net. [184.96.154.59]) by smtp.gmail.com with ESMTPSA id 5614622812f47-4afae7c50e9sm451659b6e.17.2026.08.04.14.27.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Aug 2026 14:27:40 -0700 (PDT) From: James Hilliard Date: Tue, 04 Aug 2026 15:27:26 -0600 Subject: [PATCH v8 3/4] arm64: dts: allwinner: h616: add PWM controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260804-h616-pwm-v8-v8-3-db37ab8624ae@gmail.com> References: <20260804-h616-pwm-v8-v8-0-db37ab8624ae@gmail.com> In-Reply-To: <20260804-h616-pwm-v8-v8-0-db37ab8624ae@gmail.com> To: =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Maxime Ripard , Richard Genoud , Philipp Zabel , Michael Turquette , Stephen Boyd , Brian Masney Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, Paul Kocialkowski , Thomas Petazzoni , John Stultz , Joao Schim , bigunclemax@gmail.com, linux-clk@vger.kernel.org, James Hilliard X-Mailer: b4 0.15.2 From: Richard Genoud The H616 has a PWM controller that can provide PWM signals, but also plain clocks. Add the PWM controller node and pins in the device tree. Signed-off-by: Richard Genoud Signed-off-by: James Hilliard --- arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi | 47 ++++++++++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi index 1598e86259ab..90fe56a1d3cd 100644 --- a/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi +++ b/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi @@ -281,6 +281,17 @@ watchdog: watchdog@30090a0 { clocks = <&osc24M>; }; + pwm: pwm@300a000 { + compatible = "allwinner,sun50i-h616-pwm"; + reg = <0x0300a000 0x400>; + clocks = <&osc24M>, <&ccu CLK_BUS_PWM>; + clock-names = "mod", "bus"; + resets = <&ccu RST_BUS_PWM>; + #pwm-cells = <3>; + #clock-cells = <1>; + status = "disabled"; + }; + pio: pinctrl@300b000 { compatible = "allwinner,sun50i-h616-pinctrl"; reg = <0x0300b000 0x400>; @@ -385,6 +396,42 @@ nand_rb1_pin: nand-rb1-pin { bias-pull-up; }; + /omit-if-no-ref/ + pwm0_pin: pwm0-pin { + pins = "PD28"; + function = "pwm0"; + }; + + /omit-if-no-ref/ + pwm1_pin: pwm1-pin { + pins = "PG19"; + function = "pwm1"; + }; + + /omit-if-no-ref/ + pwm2_pin: pwm2-pin { + pins = "PH2"; + function = "pwm2"; + }; + + /omit-if-no-ref/ + pwm3_pin: pwm3-pin { + pins = "PH0"; + function = "pwm3"; + }; + + /omit-if-no-ref/ + pwm4_pin: pwm4-pin { + pins = "PI14"; + function = "pwm4"; + }; + + /omit-if-no-ref/ + pwm5_pin: pwm5-pin { + pins = "PA12"; + function = "pwm5"; + }; + /omit-if-no-ref/ spi0_pins: spi0-pins { pins = "PC0", "PC2", "PC4"; -- 2.53.0