From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4EFC3F410D for ; Mon, 10 Aug 2026 14:20:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786371653; cv=none; b=YEHZySY7sMc3MTFT6sy7HuovzPyNNIN/bUrnixFlx6TV702vffJqZe5TeVgn0XPjr3gURoVvJZDtwkwTx9TR95u/dLXTKfyIF5VDrgjhKXKHtemIrPvCFUoWhqxpU3eDM5/RW5s55cyJ4Znsek7qIPHrlHEitYwys5oHBJF6Hr8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786371653; c=relaxed/simple; bh=3whydaACbtWC1hvWi5vdvcJ85l6VyHpSI6B2i+UEnGY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EQceh/phixuMyn9Z1fB7J57NsAv/C89PaG7thN5jpCPrWnJoraUTE9UYyL27U7IqY6PjQc7tGAaSiGbbKVSFVOlcNh6vsiu4mNWvdLXy8gy/BrVnx311PexCeL8hut8rIXMTN4HkZH9TnCOxobZI9+VvzhnCaQ2IZzN2tPMOtTo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dmoLO1Nh; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dmoLO1Nh" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4921eed3fa2so14114215e9.0 for ; Mon, 10 Aug 2026 07:20:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786371650; x=1786976450; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Xn5syabkc8Ac7FLEHgBkaPrtGwoPhZlqa7sfgImM52A=; b=dmoLO1Nh6VYT28E+x7KLYihN+j69LpOS2Syg+KYEooL9dRPXs3RrjRjQTGp4BKubbU TdOw8eYhzsw3tb7D9LV7wYRJOcvFIMY1rqYFwN256Fc/UT7aahyfPZzYAuYJtu6oK3dh lKNMK0mT4khA7G2BTvTfYAzDhulFKtskve8wwi4fg0ccqpmBMtJYUFp2MXy0YL2TOgwU lCKBtHiZ+0famuplMRHzARcgw2FaqG2XjkKuiWUEiQwIvOxVvCVNGL+/A5GftQ1b+C22 PgWsCUp5wYMBlz6ZFccjO41264mM2koeL/jBUkNPVW+yt8STIk33ep/1KbNDTs72asTS /D4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786371650; x=1786976450; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Xn5syabkc8Ac7FLEHgBkaPrtGwoPhZlqa7sfgImM52A=; b=k+VptpIxU5vqENfn7xE2N/e3MM5mt2T4ZZGKjXfFMadPmTonHjbkTdh3pKnImEiovR WWhmhWAp8QSfJDnMg9wuz3QJ13tqQAcZLORB9gmR82M98LA0ALnRxIuiccEtKNtJPH3s rk2ViebfFq84GGXi/h/E+ipm6MXlUZP1ZlAzZGSd+EMtjOaz5+JP3mhq6dRyGYzJWdjp hvEt1BQ7w1lS8barTBvGDpH5+sj4/pTpbBpSinjDz/kAaHsn1Of38zf5qbTVUniyqvJ/ oWjYUKISGjQatq48VgBsv/roEP7o97fCyN4D//rpZMfcUAkO53kaBY3A8L295Laqew5W VMhA== X-Forwarded-Encrypted: i=1; AHgh+RqckBwUdLD2djQYq6nu5mrkBbdIwJmZcRFRPKhsb+ClApVWG+4VM0zxGO8BQ+LS5h58iH0QqSpd33eAYsM=@vger.kernel.org X-Gm-Message-State: AOJu0Yxq9Re6sGU/okF5qwDB25wI0wLFZ4bwofsHYjqF1eG6BKAQQ7F8 w04OSpQnw+eSsWyr0p6C0ef/0xD10lv/IS9JFLQcFwV3BWD6etUckgs+ X-Gm-Gg: AR+sD132Rsd2ZGi+9m2ZXhfWnS1CQNaiU7NRyMzOy1zljHOtYyw+Lqt+oCuCDlpbTds XduGNczqUN/kLRr8vt4tpIFQD9lCST89aj5VBKKQ212ABgrA8rGdj0Fj0507uiD8iXAG+feFygP x4U1d+Jl0UXGTUC0xiptzmVpINqsanN7QnHTisdsHRXgmPSgcNeodaBsQbFPA2HithYqwpiin1a W3mn6Caw/XavDW8lqZqM+CjOdoYT97qDoZ40O77X8tVXRlvq+UEdP/Wx/dac0GU8HbNAeCVOnl3 b+oW1coWsTt67LKdQf/MzlGD4ESvNmkmu17GQmctf0/GiDieGcqaLWee7k7K1VJovlD7wsM2xz3 9FEwPZX3qWh1nVvar6bBg/06Psz+nSNDYiEkgrlia0+hVtTD5N5JVPCDB+ZKEXpxKh4utJNMHgD IN4PjMKmjZN0DUI4cucYstHRTmFtTTpKomi3iEuqN7twX731e3uN6VJN9Q2JwFgBvPqcHq16KHi nukIQ== X-Received: by 2002:a05:600c:470a:b0:495:6338:1453 with SMTP id 5b1f17b1804b1-499727a866amr26769175e9.16.1786371649959; Mon, 10 Aug 2026 07:20:49 -0700 (PDT) Received: from deb05.proceq.com ([213.160.61.66]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4995919df87sm354413055e9.6.2026.08.10.07.20.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Aug 2026 07:20:49 -0700 (PDT) From: Mehmet Fide To: Shawn Guo , Sascha Hauer , Stefan Agner Cc: Pengutronix Kernel Team , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Francesco Dolcini , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] ARM: dts: vf-colibri: apply the EXT_IO pin group Date: Mon, 10 Aug 2026 16:20:44 +0200 Message-ID: <20260810142047.2811230-2-mehmet.fide@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260810142047.2811230-1-mehmet.fide@gmail.com> References: <20260810140053.2793495-1-mehmet.fide@gmail.com> <20260810142047.2811230-1-mehmet.fide@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Mehmet Fide pinctrl_gpio_ext describes the three Colibri EXT_IO pins, but no node references it, so the pin controller never applies it and the pads keep whatever mux and bias they came up with. It is the only pin group in the Vybrid Colibri device trees that is defined and never used. The three pins are GPIOs on gpio2 and belong to no device, so hog the group on that controller. Referencing it from &iomuxc would work too, but the pin controller would then depend on one of its own children, which fw_devlink reports as a dependency cycle. Signed-off-by: Mehmet Fide --- arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi index 98f9ee1..74afc7b 100644 --- a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi +++ b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi @@ -170,6 +170,15 @@ status = "okay"; }; +&gpio2 { + /* + * EXT_IO_0..2 belong to no device, so hog the pin group here rather + * than on the pin controller, which would depend on its own child. + */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_ext>; +}; + &iomuxc { pinctrl_flexcan0: can0grp { fsl,pins = < -- 2.54.0