From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A23C644606A for ; Wed, 12 Aug 2026 12:22:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786537339; cv=none; b=BO+eK2i+kWztjOup8YQ+1F/V6GU4JTg2HXj7p+qDP5UlQ02y2E6g8UtT/dtuCyKsETzsFigIobE8cLLFQN265Xy+vwSOQF7NrWeKmw6dVT75EJ9sdzZS6KYPDqYe8/BKez6w6OWE7iRKKPRB3hqJChPQEAE1SfhltaH39OatAJE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786537339; c=relaxed/simple; bh=BNiW/jpFvJ40RNtlBR7+miN3FLqqapLkJ6oWzi+1zYM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dVech1x1raBh4PfdaLy2f4fK8P37SlNZI5KJ2CqcN82irKIxsvZBPj1woUuuHBKKZ7OTA6uRd+vuInsIUwk6njQzpTlBlSZ8to3efS/6dGF+/0EWVvgYC1+nD7ueBeSoS19EXHiob0B6Zwr8NNwNHg/zyj4jBpUwUxSag49exyM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com; spf=pass smtp.mailfrom=sifive.com; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b=Ech3QpG9; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sifive.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b="Ech3QpG9" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-4954a9e8490so13020395e9.1 for ; Wed, 12 Aug 2026 05:22:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1786537336; x=1787142136; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=5DUOnFgT4BM2v4pDSlAoo93/0oVmKBpbPEKyoUyGdXE=; b=Ech3QpG9v1YTEnHmVEFAxeVny08bFNm3DbE+VZFGmsSXK3w1ASVt67ZIUpnP5Tf9ci f/zoC6OT4ocD+LUwY77FjL33a/63UifoqS43N0FpRCSFbJOrxmfFAAzevdjhIHIOeSmQ hfQ6ws86tZk8Gw0zq9AnbFGQ5EqPC0Kl0ta7WsMINrER1wDoRirSGeXHENU7xS56SQCm HT96A5dYo48IcRyPHTQk//ESz3RgWQxyITJTR9agzX1I7BnYAA20SI2gilAEVttqnVWh glwZnNDg/y1Zr/cMvuTBt+qFmrYnR/CqSMid/fpXV7+zMhFCdkbBH3BwuFouyst2AVIu Q3iA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786537336; x=1787142136; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=5DUOnFgT4BM2v4pDSlAoo93/0oVmKBpbPEKyoUyGdXE=; b=c14R1f+VqyKgfqduy+04kPN59AXy74L8NWlLuau7rcAT7XKbHcqJs7rqssX2aZrAJz h8atefHXLNnlBqrYiM3kxwbLvDZgO6L5eA7t3eNoBakJ863MMc/yZvpZ4Jkxa/7JUXCy aHFLFkNA5gj9ck3jaOYcmPjph10EJNK0fbHHxjHG19nmWMvi7J0k9GkTZIsXV5mJooaR O5QLMLaomtHNA2D75CTfFIOG+vwYN0jEQdBlRNEKVvnrNkgRm9UDZlqRGdmnr7KVeC+Z viF/1IiGYcLacFXIg3+ljAhk6la1k/CfTYuANCFFR5eQRW9fE3Ex7T4iMX5oNUWr/iVF 30MQ== X-Forwarded-Encrypted: i=1; AHgh+Ro5nc+pDdhb+PeaC4BXe6OQd6PNvuIKUqipOAXO2Fg2iIbbxyJVlpJ80K3gf997j2nZPTrC3z5EVURdN/Q=@vger.kernel.org X-Gm-Message-State: AOJu0Yz0H9WmrujghNqoC6sC9bYBJ+e73VV46DMH8VZkLxeL9lOfvzXy wWGlBus/aq6HSlVgF7N6AjDZbzmehRX5YM1eXRR07ThQMIQ+SmyjMuJ5AB106iQGdkc= X-Gm-Gg: AR+sD10Vxh2Y2o0H4FPzN/cPgVxkU2rx/17aAxKi38EPiMHsovuzEeyuKOrqrfoXZ79 DOnNsS7vewOc0tuqCr1AykfNVlegVMljynokRge0hJRXx7QMY3c48L6s75+QliBGLAU5XHr8eoq ZvAceX3Z0gdiA87WKwRcQ0K1m97lzugnNz/dBPaCqs1gYZErllsjzrbuOaWVI5aY1H3mAd4CBqa NulGq2T7YWegQPELjgHWsqxrMRNsPGCgx8yy5axnFM3XNS8UV11eoIZe9j5GZuIv4XgzsWgcq3I 0kLfs7JQen85dkYmjuZ1QnsiFs6JVbO1spYRYvZe+X7AgrhZN4hQGtxlg+vDHCZwAHrbB4HvhaR SrBuRRQzJar9alameximlsr5Rm9zhLQGx1x+6QvXJMx2BoCqGGrJlzCzjohyTE/0Yjql7ctF4qV WRhTYZpyLvSuNSbsZzJePzs9FSpPgu4grk8OWklin2gM2pYQzx+TPjtGSB2BQO15AZJSAgUlo1f okOoOA0fVC1 X-Received: by 2002:a05:600c:3544:b0:499:5f80:83ac with SMTP id 5b1f17b1804b1-4997c51d13cmr52410645e9.7.1786537335594; Wed, 12 Aug 2026 05:22:15 -0700 (PDT) Received: from hsinchu16.internal.sifive.com ([210.176.154.34]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4997aaa5d04sm65858905e9.2.2026.08.12.05.22.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Aug 2026 05:22:14 -0700 (PDT) From: Yu-Chien Peter Lin To: devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, pjw@kernel.org, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, samuel.holland@sifive.com, dlan@kernel.org, dfustini@oss.tenstorrent.com, michal.simek@amd.com, junhui.liu@pigmoral.tech, darshan.prajapati@einfochips.com, akpm@linux-foundation.org, zhangchunyan@iscas.ac.cn, luxu.kernel@bytedance.com, pincheng.plct@isrc.iscas.ac.cn, nick.hu@sifive.com, jim.shu@sifive.com, zong.li@sifive.com, greentime.hu@sifive.com, robin.randhawa@sifive.com, scott@riscstar.com, dave.patel@riscstar.com, raymond.mao@riscstar.com, anup@brainfault.org, pawandeep.oza@oss.qualcomm.com, Yu-Chien Peter Lin Subject: [RFC PATCH v3 3/3] dt-bindings: access-controllers: Add SiFive WorldGuard Checker Date: Wed, 12 Aug 2026 20:21:31 +0800 Message-ID: <20260812122131.1534906-4-peter.lin@sifive.com> X-Mailer: git-send-email 2.48.0 In-Reply-To: <20260812122131.1534906-1-peter.lin@sifive.com> References: <20260812122131.1534906-1-peter.lin@sifive.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add binding for the SiFive wgChecker, a programmable access controller integrated in the interconnect fabric of RISC-V Worlds-capable SoCs. At this initial stage, the binding is designed for M-mode firmware to configure wgChecker partitions during platform initialization. Linux typically runs as an untrusted World and does not require a wgChecker driver; instead, it operates within the constraints enforced by firmware-configured partitions. wgChecker acts as an access-controllers provider, with consumers (protected devices) referencing it via the standard access-controllers phandle to declare their access requirements. Link: https://github.com/riscvarchive/security/blob/main/papers/worldguard%20proposal.pdf Signed-off-by: Yu-Chien Peter Lin --- Changes v2->v3: - Drop sifive,trustedwid property - Reposition YAML file to bindings/access-controllers (Krzysztof) - Fix compatible string (Krzysztof and Conor) - Drop unneed description from stardard property (Krzysztof) - Use consistent quotes (Krzysztof) - Keep access controller provider node only (Krzysztof) - Fix node name (Conor) - Rename sifive,protected-region to sifive,wg-region --- .../access-controllers/sifive,wgchecker2.yaml | 178 ++++++++++++++++++ 1 file changed, 178 insertions(+) create mode 100644 Documentation/devicetree/bindings/access-controllers/sifive,wgchecker2.yaml diff --git a/Documentation/devicetree/bindings/access-controllers/sifive,wgchecker2.yaml b/Documentation/devicetree/bindings/access-controllers/sifive,wgchecker2.yaml new file mode 100644 index 000000000000..23ff7d6ef08e --- /dev/null +++ b/Documentation/devicetree/bindings/access-controllers/sifive,wgchecker2.yaml @@ -0,0 +1,178 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2026 SiFive, Inc. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/access-controllers/sifive,wgchecker2.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SiFive WorldGuard Checker + +maintainers: + - Yu-Chien Peter Lin + +description: | + The RISC-V Worlds ISA extension defines World IDs (WIDs) as architectural + identifiers that tag each system transaction with its originating context. + System integrators assign WIDs to execution contexts such as privilege + modes, trusted execution environments, or other isolation boundaries. + + The SiFive WorldGuard Checker is a hardware firewall positioned in the + system interconnect fabric. It supports up to 32 WIDs and inspects every + transaction, evaluating the WID against access control policies encoded + in checker slots for each protected resource. Transactions from + unauthorized WIDs are blocked and reported as bus errors, interrupts, or + both. + + This enables spatial partitioning of memory regions and memory-mapped + devices across execution contexts. Different address ranges can enforce + distinct policies, allowing isolated workloads to coexist with + hardware-enforced protection. + + The wgChecker acts as an access-controller provider as defined in the + access-controllers framework. Protected devices are consumers that + declare their access policy via the access-controllers property. + +allOf: + - $ref: /schemas/access-controllers/access-controllers.yaml# + +properties: + compatible: + items: + - enum: + - qemu,wgchecker2 + - const: sifive,wgchecker2 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + description: + Interrupt line asserted when a WID access violation is detected and + interrupt reporting is enabled in the slot configuration (IR or IW + bits set). + + "#access-controller-cells": + const: 1 + description: | + Specifies the partition identifier to reference a partition child + node that defines the access control region, WID permissions, and + access failure configuration. The special ID 0xFFFFFFFF indicates + unprotected mode, granting unrestricted access to the device. + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +patternProperties: + "^partition@[0-9a-f]+$": + type: object + additionalProperties: false + + properties: + reg: + maximum: 0xFFFFFFFE + description: + Partition identifier. Must be unique within the wgChecker node. + The value 0xFFFFFFFF is reserved for unprotected mode and must + not be used. + + sifive,wg-region: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: + Protected memory region encoded as a base address and size. + items: + - description: Upper 32 bits of the base address + - description: Lower 32 bits of the base address + - description: Upper 32 bits of the region size + - description: Lower 32 bits of the region size + + sifive,slot-permissions: + $ref: /schemas/types.yaml#/definitions/uint64 + description: | + 64-bit WID permission bitmap. Each WID N uses two consecutive bits: + - bit[2*N] : Read permission for WID N + - bit[2*N+1]: Write permission for WID N + Set bits grant access. + + sifive,slot-config: + $ref: /schemas/types.yaml#/definitions/uint32 + maximum: 0x1F + description: | + Access failure configuration flags for this slot: + bit[0] (ER): report read violations as bus errors + bit[1] (EW): report write violations as bus errors + bit[2] (IR): report read violations via interrupt + bit[3] (IW): report write violations via interrupt + bit[4] (L) : lock this slot against further modification + Bits[5:31] are reserved and must be zero. + + required: + - reg + - sifive,wg-region + - sifive,slot-permissions + - sifive,slot-config + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - "#access-controller-cells" + +additionalProperties: false + +examples: + - | + // Example 1: Peripheral device protection + + access-controller@c1000 { + compatible = "qemu,wgchecker2", "sifive,wgchecker2"; + reg = <0xc1000 0x1000>; + #access-controller-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <80 4>; + + partition@0 { + reg = <0>; + sifive,wg-region = <0x0 0x000c0000 0x0 0x00001000>; + sifive,slot-permissions = <0x0 0x000000c3>; + sifive,slot-config = <0x0f>; + }; + }; + + - | + // Example 2: DRAM partitioning with multiple regions + + access-controller@40000000 { + compatible = "qemu,wgchecker2", "sifive,wgchecker2"; + reg = <0x40000000 0x1000>; + #access-controller-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <82 4>; + + partition@0 { + reg = <0>; + sifive,wg-region = <0x0 0x80000000 0x0 0x40000000>; + sifive,slot-permissions = <0x0 0x000000cf>; + sifive,slot-config = <0x0f>; + }; + + partition@1 { + reg = <1>; + sifive,wg-region = <0x0 0xc0000000 0x0 0x01000000>; + sifive,slot-permissions = <0x0 0x000000cc>; + sifive,slot-config = <0x0f>; + }; + + partition@2 { + reg = <2>; + sifive,wg-region = <0x0 0xc1000000 0x0 0x3f000000>; + sifive,slot-permissions = <0x0 0x000000cf>; + sifive,slot-config = <0x0f>; + }; + }; -- 2.43.7