From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 38F6A41A514 for ; Fri, 14 Aug 2026 07:47:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786693637; cv=none; b=Ekzt+1xh+pDhdAR2/F2PVmMjdqxeBqxLQ2sy5DFWga8vIeNOhhJiydNmDViRs48a3kgBfAF21fkyphyDTiCNTj7t1MaqikVG7a8eHw5oOsph0FGACTwPajBH6fT3RJ6pnnPcz1osQ5nQVAON1d832jGa3BHON8NmRXX/qn0tBLc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786693637; c=relaxed/simple; bh=bEcIOZ3o4/YBQO9AvFUt5JfjZrSfxQHFfPTUj3NXnoI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=t0/4EH2CrFFTq6Nld0H6gH/1d/tfS/hGcytK5RPpo0hEdUb8Bv62ubZAn5nbytp5dZqFRd2Hm/9Wg0c0PFoOBlISwvD3ploKfcL0G77Hb24+UbQxxevFAzF45FQMtJOqUaXxYx1H7MR7TTdCS1xEfLCYf91CJzOR4o7KTpSsvlA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nmWSaIqC; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nmWSaIqC" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-49554ebb87dso6888765e9.3 for ; Fri, 14 Aug 2026 00:47:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786693624; x=1787298424; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=WAHvpFbJ0JtpWCk4HMUeYX5OKhCmyGZq7qNeYbuxFvs=; b=nmWSaIqCfG8pOjfCcBNq6WtUCfx1G/TTERno2KW022rpNxyWgPZFVELgzNpPYdQnN+ JJIhKtZpeJB+r2dg+qeNrofiyHiuKWwb8W/RWZqolj4saGS0UWHiAj3O7EtFiwei7Ju3 NsLtHHoH7d5msSk05a0fxb6CinbRIOvtXLuHOkiJs+yDth6hG3i0EG4lu1BpWsC5QjVf y/PgYi0gjZp8MtB3CMsBNz+B9gjm/MZQtse3KliSaoXUSdKYlK0y2JFCOMJwOw6DjxYs vWOg20p9PgvZQpmSGKidIgknkISgakyq0LKZcaY35UTYJNGlETqTgC5roOUBAoeHr/7T id+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786693624; x=1787298424; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=WAHvpFbJ0JtpWCk4HMUeYX5OKhCmyGZq7qNeYbuxFvs=; b=Jm3+0qE0YCyKX5E5PEHSizY0aALzs6+hQj7Awsr71czyXmz/3z7c7eCrHCwYceEQk7 8Mkl0fvqE7ajEB+bjmXk4BCaZwMkIV1e9r5bc5vfNicfUGbaFsfe+PP5yY66gfZ3nyUO 1vmkvYMvuHVqazLhk2R6HxvWh3GXyNpNv571fjTrkgFs4HbpUfYD5MrKARic0sELUY7u jK/ADKhsIadyP9BHgDSEa6zjfVhrO6wkGp8e1V/BvX6xql8IpJm8XYc8d+thG8dc35sw wUAgV/zFAz6/45+45DxpKCTOLkISiJD43MwtoFtxAwkKDQbGDzVfQiqZ7D1XgoKtVBqS rnRA== X-Forwarded-Encrypted: i=1; AHgh+RrqlaSQZKfXikPCcqc9TuPwjW1fXiQ0UPfdy4GfaXJA6NkK9jpcXjtuj0VKhSYq/1EgHpdiiwnCErB87D8=@vger.kernel.org X-Gm-Message-State: AOJu0Yxbd1cu9DNiTssygx9M3rFYZk3EzsGox55mF33/b30Qmcku9RP4 0HP6Yv1PeCwnDNaTbToWoJFw+XaKeTtREflB+yn5ekx7duqiwHldynK2 X-Gm-Gg: AR+sD12Xa+75u37/9p5lNZIqbHGETJvkfH61qveS+iUyTfBq6Rtpc4aoDCxcFN4y/Rc CsuEXn2sBUr1jdDk61edDVv45mXBsQItlp4LynYMXMIiJy/STGugCWq3MVquURaFVs5FlUlp0te rv1FMKTtSE8VyqN/YsjEtL1DXFDMmuOTxGOkPWiHqLrbW3q4eUe94GY+cNuFi3aTXlRaggvYa2A 7+Z3ZsKabYdH18zvqgy4HILUaUWhpCJ/U9SOuJWjupDE412wVSJYI40SuQE2QfeBisHGZU/Lp8V 2G7YuyqcTh/Mnnc9XHiXSa152GhVXP4wDdWoO6XJEXSBQcjaKqr37SNvPQvKUPZKjXl+Fuz9fXO OjF4Lf0iSJXPWPBYtXKAYOHHDTRhSLtBbc1pgBhL/6xuBtHs8hxqFrRvzwFs4xT/ejO0YYjTnDA NYGh8cKNx/xnn75zsIo8yrctouVXq1ocxladQgH/2RtY3EK1S5Z2tOtipEFJQS2hHE0KbhTZjn9 xcr X-Received: by 2002:a05:600c:5494:b0:495:4749:16a7 with SMTP id 5b1f17b1804b1-499879a52aamr48387325e9.14.1786693623509; Fri, 14 Aug 2026 00:47:03 -0700 (PDT) Received: from deb05.proceq.com ([213.160.61.66]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499899b5f86sm8172825e9.5.2026.08.14.00.47.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Aug 2026 00:47:03 -0700 (PDT) From: Mehmet Fide To: Shawn Guo , Sascha Hauer Cc: Frank Li , Pengutronix Kernel Team , Stefan Agner , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Francesco Dolcini , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mehmet Fide Subject: [PATCH v5 1/4] ARM: dts: vf-colibri: apply the EXT_IO pin group Date: Fri, 14 Aug 2026 09:46:57 +0200 Message-ID: <20260814074700.2491256-2-mehmet.fide@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260814074700.2491256-1-mehmet.fide@gmail.com> References: <20260814074700.2491256-1-mehmet.fide@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Mehmet Fide pinctrl_gpio_ext describes the three Colibri EXT_IO pins, but no node references it, so the pin controller never applies it and the pads keep whatever mux and bias they came up with. It is the only pin group in the Vybrid Colibri device trees that is defined and never used. The three pins are GPIOs on gpio2 and belong to no device, so hog the group on that controller. Referencing it from &iomuxc would work too, but the pin controller would then depend on one of its own children, which fw_devlink reports as a dependency cycle. Signed-off-by: Mehmet Fide --- arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi index 98f9ee1b0030..74afc7b0d74b 100644 --- a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi +++ b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi @@ -170,6 +170,15 @@ &usbphy1 { status = "okay"; }; +&gpio2 { + /* + * EXT_IO_0..2 belong to no device, so hog the pin group here rather + * than on the pin controller, which would depend on its own child. + */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_ext>; +}; + &iomuxc { pinctrl_flexcan0: can0grp { fsl,pins = < -- 2.54.0