From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97FE038A734 for ; Sat, 15 Aug 2026 19:22:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786821758; cv=none; b=ZoHf6dnDpKxmqqge8KrROT5rVknFlPvXHpy8yYDdMdIOXTLWkOgzMqWGzJeUIN3j4PIpxg4BoErALS+9ussOUXHDgQD7DEbFJFovTLrYjN/g6VIJxbpbkELFX0CyVyIoBWhsg0xTxvXlBn8OaSAVh1LYWkv5Oq4FehCszeeRkDc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786821758; c=relaxed/simple; bh=ixZa0J3TggGThL0sD08+i6gjRQmCMf60YMWcgAVXzZA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UAFUBuECBBLVRlRus9NnbQL0QzyS67aIao//pGDy1oQbJGUHoq2Q5+FuYawYHH7k4VC4o4lIzHtHlm7otNQH93gPcrS9Dn8+EVfD1GhWT2UKtVsTadF6Ydc9NxnAF5pqiwpRqZuMrf/EChYW6aq7JCU5Rw5+PWUzarUk/E/j3dY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=d1KuzBE5; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=eFJYA6Ul; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="d1KuzBE5"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="eFJYA6Ul" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67FGU1Zd1049722 for ; Sat, 15 Aug 2026 19:22:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 1Q8ud0NK10aaZ1KWgBtcRNFs14xYo0XPYZ7w4kihtyI=; b=d1KuzBE5aXeAI24z tGv8EUSYgUNTJw4IRz+KEmClZ5PZ+x2KnrZxTEP1V5XJ4eFSlNLDqhk+DKMapIZB 27xPaBcmd5iU1MiP4fjkIEVfijTIsAXXfeHjMGzZGNSpxRBw79iyGvOXcY7P1vIB aDaMcxrczYSvIxivodNHKGJjKcTbgbGb0AFM8saYZ/j0tQU8+JVH6jkS02mbliQ9 4KZd6y3pQOZJeLVGLbDJKpFY6KaInlK0iTrDfG/eF9tlvu7+St7q4R5vrqbTGgpi RjwxAh+3N4MEcBTzDCEHsKRUzkXJW9XdKi7Ib4XS30MxwXbjSSpGb2IMzmNevRKw vG104w== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4g2ghehuqr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 15 Aug 2026 19:22:35 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2ca9da7b6c3so5315255ad.0 for ; Sat, 15 Aug 2026 12:22:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1786821754; x=1787426554; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=1Q8ud0NK10aaZ1KWgBtcRNFs14xYo0XPYZ7w4kihtyI=; b=eFJYA6UlhrxoI79pfLUb9iJmfHccZbcrK1x7NUBffOC7bIN5g9eG/c+sjIib+iJv0O NtMYEvylXh6FEbwK7oLXRGMe/UAp6siLt7fIhNjKVJxtf/jSlgil69X58kRjMTPRy24D hLAS3HXR5IdzAhqQGO2RYa1a6HK1yS5mA/49ySBOyApJ5GJq2E/pRfuW1ytM10mKqkRN kJGautCD1+Da9NatQYq+0Iz+F9ZcK7e0gNm8HGoN2PiOM6yr4peCdoEEFtcqfLJKmTIo pZOuZCwmoEhpFcOarrgaUjlVkaHFwlbtM5j4kxaDiEfTpZTzvlUXVuuYLnY2OZMfZXHa Do8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786821754; x=1787426554; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=1Q8ud0NK10aaZ1KWgBtcRNFs14xYo0XPYZ7w4kihtyI=; b=bhyDAajHCSWrC5/P4Wwjvp0L2AoualSaGdhp8KPOtsvQWk+rOFWl02mfHvMhe382Za wBvzDhqyRvr87hAfLo41GFn+xP9JrffvpmaNEMiBLuhSlOvHyAXP4kFvuTUxKRhFrCMr kxI1Cml3gE3A1M5cAsWUjghJbIWNEURnri1QqvVrhzaxLmv6gz9uAVgu4PlBPczKekRT lqhWJZTfqRhQ0b891uhrweaxsWoF4QA6CBXg/9ZLu/E8QNE4OuCNu6vy2pYyo75j5lGW dme9oZJJ3E2oEoPfEIXXbdbG7sCVyqaYyUaGkAi/SRQsk5TiihUpgWGwsZJINr849h2M WIHw== X-Forwarded-Encrypted: i=1; AHgh+RqyvjlqanvdfonnE/O2FVPdxFLOSGNLqCLuMMMqJbOeD+hEwXyv2xHtyqdpRxy5DZB5ajgy6OmBbHTG2Fg=@vger.kernel.org X-Gm-Message-State: AOJu0YwZUqmi0I5dVekOs6DYua2R9JOonRtaNhqRFRVIgq5x0pic4+FL fBBVWj5tWHb3OiQTO3b35UJzASVSidVDjd+zSYoq+fAAFdtFiDFwE1HPt2AggJFaY+bX9T7eId/ ljqJeVEVwvW8zB+kNv60VoB2lYv5g9fSH/LLDhiJ/vK6Xj53IU2x5JSUhkEvoFgfQliZN4dzLc6 8= X-Gm-Gg: AR+sD10UZlQTZkKOj3QQ992NHTRPPRMWxiKXr8wpkxUjPp053Cf8O9pJ5zo6WSVQRaY 5487+LnfP5X0uFC+t/0ie+qd8OZi/zeM0yotmTX78BBpugylLoBmk/N7o95p68NiGNfhwr6oWdA we+0s52Jp3/G1NC9SBadYwhavgy9Sz0a+HvpEuDLtO24u1c8kEUb2okI3WYfx0F77f1ZN5IJiUI FJFHh4o5rd8SRPPVozbBBm9hv659fd03njRWG0p5VMk/1GLL0zUeA2ArMtbdc5nOC85YxAvohra DQKk3vDF8qAuYABbZzyVQ7FTXxZpaPLjzn7wuFmDCJrVONLoRSBVSTurS9LrYRpAstZGzthUz4E V2pPe5Wnawp2mUjtppgj/mhTgrSVoucFuI3EEa6vbQH+MwQ0gLWcUnJDuFfBY X-Received: by 2002:a17:903:2451:b0:2c9:d298:6c0a with SMTP id d9443c01a7336-2d3b0d7af99mr110827465ad.2.1786821754369; Sat, 15 Aug 2026 12:22:34 -0700 (PDT) X-Received: by 2002:a17:903:2451:b0:2c9:d298:6c0a with SMTP id d9443c01a7336-2d3b0d7af99mr110827045ad.2.1786821753892; Sat, 15 Aug 2026 12:22:33 -0700 (PDT) Received: from gu-dmadival-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-320d61e1cccsm15889350eec.8.2026.08.15.12.22.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Aug 2026 12:22:33 -0700 (PDT) From: Deepa Guthyappa Madivalara Date: Sat, 15 Aug 2026 12:22:26 -0700 Subject: [PATCH v5 3/5] media: iris: Add ROI delta QP control support for HFI Gen2 encoders Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260815-enc_roi_enable-v5-3-ded944f0fc7f@oss.qualcomm.com> References: <20260815-enc_roi_enable-v5-0-ded944f0fc7f@oss.qualcomm.com> In-Reply-To: <20260815-enc_roi_enable-v5-0-ded944f0fc7f@oss.qualcomm.com> To: Mauro Carvalho Chehab , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue Cc: linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Deepa Guthyappa Madivalara , kernel test robot X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1786821749; l=7540; i=deepa.madivalara@oss.qualcomm.com; s=20250814; h=from:subject:message-id; bh=ixZa0J3TggGThL0sD08+i6gjRQmCMf60YMWcgAVXzZA=; b=TAY5iiE5FgIMMkz28ntpoij0XL2ClKoeZWciNLis+2fOJyNDOT099bIZ6MoZn4UcGWBunrPpC rHHuN4MMDknAL5SKucqIP+WIYjFapP7/e8glSmmFrGnCkuz6cicq2Yj X-Developer-Key: i=deepa.madivalara@oss.qualcomm.com; a=ed25519; pk=MOEXgyokievn+bgpHdS6Ixh/KQYyS90z2mqIbQ822FQ= X-Authority-Analysis: v=2.4 cv=EKc2FVZC c=1 sm=1 tr=0 ts=6a80bc7b cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=uxVkaJQCnwIzyWVbueAA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Info: AW1haW4tMjYwODE1MDE0NiBTYWx0ZWRfX7z7xg0LYuYct YodMrvHJe0nIyswXv/MZuS8XG7ALm+CeM61AOGyRTHTx5vUrmtXmKa7E/4kDek4EQK+PUZir3Om e+pKn2tsMkQcwQR5o8zB1Zl9uiemkMs= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODE1MDE0NiBTYWx0ZWRfXyKdiX2CZja79 /tbIQ2QfBmuNF+VPCJPrWnReIhATZM31nUMR/BVXSrnvnZHM/Ny8nwNi+YdimDObt3Axrj0fO68 0OFcJ+HKnlwWv+V3/xA6F1e9Gg7ltt9AJFA5iUbV7zB+BLN9O//ZyodjH06zQoRt1NO7h0wByvn sHm9s2FwYmiV6W/3/pkgzMYcrTBvlVPFVw0t/i5CLlQKL0m87Mh4NbC0cDS8hD3l4ImUP6aBk9i 9tvs9QRwfZHOTlgqYa+zQ6/wxgE78qBl7spCaqvK5JoicV49wvnFXuViHIxWrh7UjRnYGcMIFil eDEJpvnwFpnx/ivXE1fPvew9Z9WiSFz6VCdPgWtaXSWKnywoFbkkZNmtfT5U6YLXUguwoyCVJif AjhWCvZQ8oZhtxfQNd1vEw63NIiDgTwuwFauQiyAkHHY7nxqXrNRQIMysVtKDDq+DM/ZZeIrWog MHM0sMTW8Dp2sxYoB8Q== X-Proofpoint-GUID: MgVWhTiq4a5SD7qMqjerdVdX_mbsGhHE X-Proofpoint-ORIG-GUID: MgVWhTiq4a5SD7qMqjerdVdX_mbsGhHE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-15_05,2026-08-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 malwarescore=0 adultscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608150146 Add ROI support to the Iris encoder driver for HFI Gen2 based targets. - Add control infrastructure, ROI_PARAMS and MB_SIZE capability IDs to platform_inst_fw_cap_type. Extend struct platform_inst_fw_cap with p_array and elems fields to hold a pointer to the per-frame delta QP array and its element count, set during s_ctrl. - Register V4L2_CID_MPEG_VIDEO_ROI_MB_DELTA_QP as a dynamic S8 array control (max dims = 139264 entries, supporting resolution of 8192x4352 at 16x16 MB granularity). Register V4L2_CID_MPEG_VIDEO_ROI_MB_SIZE as a read-only U8 control; g_volatile_ctrl returns 32 for HEVC and 16 for H.264. - Define HFI_PROP_ROI_INFO and hook ROI_PARAMS to iris_set_roi_params(). Signed-off-by: Deepa Guthyappa Madivalara --- drivers/media/platform/qcom/iris/iris_ctrls.c | 70 +++++++++++++++++++++- drivers/media/platform/qcom/iris/iris_hfi_gen2.c | 13 ++++ .../platform/qcom/iris/iris_hfi_gen2_defines.h | 1 + .../platform/qcom/iris/iris_platform_common.h | 5 ++ 4 files changed, 88 insertions(+), 1 deletion(-) diff --git a/drivers/media/platform/qcom/iris/iris_ctrls.c b/drivers/media/platform/qcom/iris/iris_ctrls.c index bf17d310eac081ffd3a4ad4842c2255ad798d4d8..943c9dcaec12b38ad4dd42ff3beac13ee0402547 100644 --- a/drivers/media/platform/qcom/iris/iris_ctrls.c +++ b/drivers/media/platform/qcom/iris/iris_ctrls.c @@ -156,6 +156,10 @@ static enum platform_inst_fw_cap_type iris_get_cap_id(u32 id) return LAYER5_BITRATE_HEVC; case V4L2_CID_MPEG_VIDEO_FORCE_KEY_FRAME: return REQUEST_SYNC_FRAME; + case V4L2_CID_MPEG_VIDEO_ROI_MB_DELTA_QP: + return ROI_PARAMS; + case V4L2_CID_MPEG_VIDEO_ROI_MB_SIZE: + return MB_SIZE; default: return INST_FW_CAP_MAX; } @@ -301,6 +305,10 @@ static u32 iris_get_v4l2_id(enum platform_inst_fw_cap_type cap_id) return V4L2_CID_MPEG_VIDEO_HEVC_HIER_CODING_L5_BR; case REQUEST_SYNC_FRAME: return V4L2_CID_MPEG_VIDEO_FORCE_KEY_FRAME; + case ROI_PARAMS: + return V4L2_CID_MPEG_VIDEO_ROI_MB_DELTA_QP; + case MB_SIZE: + return V4L2_CID_MPEG_VIDEO_ROI_MB_SIZE; default: return 0; } @@ -327,6 +335,14 @@ static int iris_op_s_ctrl(struct v4l2_ctrl *ctrl) inst->fw_caps[cap_id].value = ctrl->val; + if (inst->fw_caps[cap_id].flags & CAP_FLAG_CUSTOM) { + if (cap_id == ROI_PARAMS) { + inst->fw_caps[cap_id].p_array = + (const void *)ctrl->p_new.p; + inst->fw_caps[cap_id].elems = ctrl->new_elems; + } + } + if (vb2_is_streaming(q)) { if (cap[cap_id].set) cap[cap_id].set(inst, cap_id); @@ -335,8 +351,52 @@ static int iris_op_s_ctrl(struct v4l2_ctrl *ctrl) return 0; } +static int iris_get_roi_mb_size(struct iris_inst *inst) +{ + return inst->codec == V4L2_PIX_FMT_HEVC ? 32 : 16; +} + +static int iris_op_g_ctrl(struct v4l2_ctrl *ctrl) +{ + struct iris_inst *inst = container_of(ctrl->handler, struct iris_inst, ctrl_handler); + enum platform_inst_fw_cap_type cap_id; + + cap_id = iris_get_cap_id(ctrl->id); + if (!iris_valid_cap_id(cap_id)) + return -EINVAL; + + if (cap_id == MB_SIZE) + ctrl->val = iris_get_roi_mb_size(inst); + + return 0; +} + static const struct v4l2_ctrl_ops iris_ctrl_ops = { .s_ctrl = iris_op_s_ctrl, + .g_volatile_ctrl = iris_op_g_ctrl, +}; + +static const struct v4l2_ctrl_config roi_mbqp_cfg = { + .ops = &iris_ctrl_ops, + .id = V4L2_CID_MPEG_VIDEO_ROI_MB_DELTA_QP, + .name = "Enc Mb ROI Delta QP", + .type = V4L2_CTRL_TYPE_S8, + .dims = {139264}, /* Max MBPF = 8192 * 4352 / 256 */ + .min = -31, + .max = 30, + .def = 0, + .step = 1, +}; + +static const struct v4l2_ctrl_config roi_mbqp_size = { + .ops = &iris_ctrl_ops, + .id = V4L2_CID_MPEG_VIDEO_ROI_MB_SIZE, + .name = "ROI Mb size", + .type = V4L2_CTRL_TYPE_U8, + .min = 16, + .max = 32, + .def = 16, + .step = 1, }; int iris_ctrls_init(struct iris_inst *inst) @@ -361,7 +421,7 @@ int iris_ctrls_init(struct iris_inst *inst) return ret; for (idx = 1; idx < INST_FW_CAP_MAX; idx++) { - struct v4l2_ctrl *ctrl; + struct v4l2_ctrl *ctrl = NULL; v4l2_id = iris_get_v4l2_id(cap[idx].cap_id); if (!v4l2_id) @@ -379,6 +439,13 @@ int iris_ctrls_init(struct iris_inst *inst) cap[idx].max, ~(cap[idx].step_or_mask), cap[idx].value); + } else if (cap[idx].flags & CAP_FLAG_CUSTOM) { + if (cap[idx].cap_id == ROI_PARAMS) + ctrl = v4l2_ctrl_new_custom(&inst->ctrl_handler, + &roi_mbqp_cfg, NULL); + if (cap[idx].cap_id == MB_SIZE) + ctrl = v4l2_ctrl_new_custom(&inst->ctrl_handler, + &roi_mbqp_size, NULL); } else { ctrl = v4l2_ctrl_new_std(&inst->ctrl_handler, &iris_ctrl_ops, @@ -1540,3 +1607,4 @@ int iris_set_properties(struct iris_inst *inst, u32 plane) return 0; } + diff --git a/drivers/media/platform/qcom/iris/iris_hfi_gen2.c b/drivers/media/platform/qcom/iris/iris_hfi_gen2.c index 3b8fbefb8b93576962abd3850215f7b7fb364930..d628bc6748438b19dac01cd11cb9f8da0b8500af 100644 --- a/drivers/media/platform/qcom/iris/iris_hfi_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_hfi_gen2.c @@ -1782,6 +1782,19 @@ static const struct platform_inst_fw_cap inst_fw_cap_sm8550_enc[] = { .flags = CAP_FLAG_INPUT_PORT | CAP_FLAG_DYNAMIC_ALLOWED, .set = iris_set_req_sync_frame, }, + { + .cap_id = ROI_PARAMS, + .step_or_mask = 1, + .p_array = NULL, + .hfi_id = HFI_PROP_ROI_INFO, + .flags = CAP_FLAG_INPUT_PORT | CAP_FLAG_CUSTOM | + CAP_FLAG_DYNAMIC_ALLOWED, + }, + { + .cap_id = MB_SIZE, + .step_or_mask = 1, + .flags = CAP_FLAG_OUTPUT_PORT | CAP_FLAG_CUSTOM, + }, }; static const u32 sm8550_vdec_input_config_params_default[] = { diff --git a/drivers/media/platform/qcom/iris/iris_hfi_gen2_defines.h b/drivers/media/platform/qcom/iris/iris_hfi_gen2_defines.h index f43aea10090d8f1d6ae5c20547e5f6321b2ca203..08fc1036013de29e51747a6425ae7bb805ca3e0f 100644 --- a/drivers/media/platform/qcom/iris/iris_hfi_gen2_defines.h +++ b/drivers/media/platform/qcom/iris/iris_hfi_gen2_defines.h @@ -133,6 +133,7 @@ enum hfi_flip { #define HFI_PROP_DEC_START_FROM_RAP_FRAME 0x03000169 #define HFI_PROP_NO_OUTPUT 0x0300016a #define HFI_PROP_BUFFER_MARK 0x0300016c +#define HFI_PROP_ROI_INFO 0x03000173 #define HFI_PROP_WORST_COMPRESSION_RATIO 0x03000174 #define HFI_PROP_WORST_COMPLEXITY_FACTOR 0x03000175 #define HFI_PROP_RAW_RESOLUTION 0x03000178 diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/drivers/media/platform/qcom/iris/iris_platform_common.h index 9748095091461ba13443c63955a42906fa4f050c..9910eb5514b3ae0a6b5349adb071d0a56375102c 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -186,6 +186,8 @@ enum platform_inst_fw_cap_type { LAYER5_BITRATE_HEVC, REQUEST_SYNC_FRAME, TIME_DELTA_BASED_RC, + ROI_PARAMS, + MB_SIZE, INST_FW_CAP_MAX, }; @@ -197,6 +199,7 @@ enum platform_inst_fw_cap_flags { CAP_FLAG_CLIENT_SET = BIT(4), CAP_FLAG_BITMASK = BIT(5), CAP_FLAG_VOLATILE = BIT(6), + CAP_FLAG_CUSTOM = BIT(7), }; struct platform_inst_fw_cap { @@ -206,6 +209,8 @@ struct platform_inst_fw_cap { s64 step_or_mask; s64 value; u32 hfi_id; + const void *p_array; + u32 elems; enum platform_inst_fw_cap_flags flags; int (*set)(struct iris_inst *inst, enum platform_inst_fw_cap_type cap_id); -- 2.34.1