From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A60D5384CD6 for ; Wed, 19 Aug 2026 18:48:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787165330; cv=none; b=iPFf69Wb44iC0kbs9yaHuERy+8xF62nvmBxLWROGxRAPhDYXFRCLsuFG2C2ERcQffcVXdReLwLWyRxy2aDo+UvEtRsr/uetl0hHFikaSa53aM7HOpD6hfGebM0OJEAtCtHljzVsMlwlFTn84K5sdlRSVWQC/zAcRUh67NXq8iUQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787165330; c=relaxed/simple; bh=h2CHWNBbaIoBwmCYFBt7k1qMwELOwrh/YYZhAVRb9gc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=IjU+XgWd5BbEBK4ftrTj0o0kVvOuC2sAHKGHx6XPiTnx6O3AiqTTEm8oWJgU8AA2RBVd23PG8ULjTkSGSO2AjvUnqpg4oxsX07jtdpEePmPu1dVJNizVmhVB2iV4F/saVDhaO0mXcaH1GXK6mtXQkk9zuGTfL4wbicltoSnDZ8Y= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iWEYTogi; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iWEYTogi" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-499b10c86edso25575e9.2 for ; Wed, 19 Aug 2026 11:48:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787165327; x=1787770127; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=Bjn5VJLDS1yXucT12O23qgB/U5aanozAOffCoTMJ1Jg=; b=iWEYTogikSWff6edLeFcQdECRGEwugQH6ODxWAto2/UT8hFGMbaSnS2weeE3ltCSYc g3bL9bmCGRf4/zz9VFerXqOCvkltW2crpRi3k1zwo2ZJhx7nwomQ+chJyrYxi2/7UJHR MSlfJbMt1CbyvcB611iKsorclRqNiDhg5kfaTPffHlqJte22/AMMGEl/EltyqQyrcjeO sOZ7blyWMMkFz1YJK4brWp5wZd5gWCx9omZTYuUDYZUMgxI4TUmJJfrUOs5693zCiJDm 6feUAZSPwDjs2+12FJTenDfEoRs6xjuKgOufR4wx0F6PxApVWfbSq964iLpcCZPkzAk2 LVHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787165327; x=1787770127; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Bjn5VJLDS1yXucT12O23qgB/U5aanozAOffCoTMJ1Jg=; b=LbqOo79xCavdKDMa/CyhqGGzYDbUPei5ZKTdL6E2Jz1erRDDTL3IzBuHzvFyoLc7ST 1NcjmpbUl8B86rcFHkNcvbi3gnpDL0pRMho5BpSRQXPpF3h0k/UBLJ6JZA+U2zqIfp0/ 9+vT+PHWSvdBuRPnmgwS6evXT6c9RU4j0ldv4ARVft8G7X2CVZegewYGlN5OulTJqi6m sKNWtlxs9Eg8nrZtWQlo8PcAl0C8j5N61G+EhAvXo5k3MGsVckqE1PEbiS5vbqtJjD+r /GEVR68uTHo0QT+2Q5jj7RrCA8bNJIvBHCd8nUjVk2mI4VGo81JQI+MnJfmudwfioYzh 8PgA== X-Forwarded-Encrypted: i=1; AHgh+Rp2BmBNzZI222UCEHondPeFjlfTCwp+A79zqV0pndkhRXmqyrNUC6PZp1X5G00V9c2103FGU+KUQ/9Deh8=@vger.kernel.org X-Gm-Message-State: AOJu0Yyrgdy4fXkr04bVvqehpDv5NKIEme6Z1ifPE8CAQJ42OR2Yp9A9 21g5/lklAeXlsbekefJpgkB7FphFg/kQ/kif5BFXPIL8EhesO6IsjNqn X-Gm-Gg: AR+sD11uxeQn/UELBnnB1tRS47zYjOobI6VunlOdd2QhA4sMG9qJvJ+uE+4jChMzvxF AUwvI32uS2FKA0Jw+sQz1HvGuyYeBEQxQjUFNVkUMEeL/2UPLSKqtzNlT9/0+rpTMgV+7CAzyJ5 Ghpy7TDRM6+m8/As5atT/y7GDkTToFmQodr+I+UtOU2La3qgFfjcxMudiaiaVX8WHTX1sHZLaDn EXLW5j0MftP5KfHbd6feX5ZsMIU3HXL5NFSuZFgJPOR02K2ofsIF2Pax2zx16IGO56Srauk5Mvc ByqxL4VAD+TVoQxmA6BPSNMGKFdtcKXga5PCsJE4eZ+1d4rdMMowMmzgRYrpc5SEKSKmUJDZ+7h 1aHjtKbwIlMLtbjahHxfgszWrybDTfahzeLOBkerqkyrJMX+S21YoXqWi3olz+q936kjy8N/gCx VKFdfmpecj+PPXXEPmPYUlk/KkLnZ5nmTe7BWRSpu6KKV/ZBEFsq9ZVAuqWjp3Y/4EGi9N3PIlk 1Wt8jWC/I3tm/n4JK6/igmIh4OUcTZ27looOJMr/QM3Jbh6mnBROFPHfQrrE2ovTj2r X-Received: by 2002:a05:600c:3b84:b0:492:4a7a:e415 with SMTP id 5b1f17b1804b1-499aa1a8c0dmr80658135e9.2.1787165326812; Wed, 19 Aug 2026 11:48:46 -0700 (PDT) Received: from OrangePi5-Plus.BB-HOME (20014C4E1B9296006957154F80580DB7.dsl.pool.telekom.hu. [2001:4c4e:1b92:9600:6957:154f:8058:db7]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-499aa1755b2sm78585025e9.11.2026.08.19.11.48.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Aug 2026 11:48:46 -0700 (PDT) From: Igor Paunovic To: Jiaxing Hu Cc: Igor Paunovic , Tomeu Vizoso , Heiko Stuebner , Chaoyi Chen , Alexey Charkov , dri-devel@lists.freedesktop.org, linux-rockchip@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v7 08/10] accel/rocket: add RK3576 NPU (RKNN) support Date: Wed, 19 Aug 2026 20:48:33 +0200 Message-ID: <20260819184838.6723-1-royalnet026@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260819154634.7584-1-royalnet026@gmail.com> References: <20260819105723.632029-1-gahing@gahingwoo.com> <20260819154634.7584-1-royalnet026@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Hi Jiaxing, "Coming days" turned into "same evening" - the harness already existed, it only needed your question. Both halves below; raw npz kept for all. 1) Forcing outputs below the zero point on RK3588. Model built to your exact case: 1x1 conv, out_zp=128, no fused activation, bias centered around zero so the outputs fall on both sides of the zero point (59% of the raw reference material sits below it at oc=56, 46% at oc=128). Open stack, mesa main (bf70ab68a21), which ships no lift - the pre-fix state, so nothing in software can be compensating. vs raw CPU reference : 56/56 and 128/128 channels within +/-1 (47 and 113 exact), global maxdiff 1 vs max(cpu, zp) : collapses (0/56 channels, maxdiff 128) NPU values where the raw reference is below zp: min 0 - they pass through freely, nothing pins at 128 (0.6-0.8% of values happen to equal zp, consistent with the reference) So on RK3588 the output stage does not floor at the zero point with L=0. The floor you demonstrated on RK3576 is real there - your three-run experiment stands - but it is not an unconditional trait of the family silicon. Which of your two explanations that favors for the vendor's per-model 0x40ac values on RK3576 is yours to judge; what it removes from the table is "unconditional in the family, so the compensation must be hiding somewhere on every SoC". Here there is nothing to compensate. Reading what the vendor stack programs into A on RK3588 needs the vendor runtime, which this bench machine does not carry - if the below-zp result does not already settle it, I can set that up after Aug 30 (travelling from tomorrow). 2) The remaining discriminating counts. oc=50, 60, 90 and 114, same protocol as the 17th (raw CPU reference, no clamped comparison, zero constant reference channels in all four): oc=50 : 50/50 within +/-1 (43 exact), maxdiff 1 oc=60 : 60/60 within +/-1 (53 exact), maxdiff 1 oc=90 : 90/90 within +/-1 (78 exact), maxdiff 1 oc=114: 114/114 within +/-1 (98 exact), maxdiff 1 No channel pinned at the output zero point in any of them. Together with 56/88/120 from the 17th and the earlier 20/33/40/48/72/100, the RK3588 side of the discriminating list is now complete. Regards, Igor