From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 12A65223DE5 for ; Thu, 20 Aug 2026 09:17:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787217429; cv=none; b=H0ESeCRYrGx45tFX3lf17Jv2CaZ03QlvCHpSdLTREpGzBCPvZhqts5rsGpLLEoxm2FcBwUpWx3q51I/lGNVy0OD1wpOeOtQOL0vYD/d89nk7FcfQuHu4OmyEal9FAqJBB11WEn3t/3iBySnI0A8sZEIove3E2WN/uCrUV5wmRs4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787217429; c=relaxed/simple; bh=exFcWhT/jqnJZ2QjS1SFomYMjSBypEr0QIyyzFA6Pck=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=BkeP68gNrzHLZIkfXsHYzl2CZNuKl+oaf2auXX6YO3wS3bDtAvvFSbJ3Q0apt8GXp7jMb75ujTojg65E75IG+jESHLXHzn9y70lBI4Y8Quu9RHUDVIqmC4pRsA8o25WWZRFyit72zUVWBaJzlBmmHuu12wttFa3KwthlAivzoAI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=KldiYwoO; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="KldiYwoO" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-47f6609c657so940737f8f.2 for ; Thu, 20 Aug 2026 02:17:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1787217426; x=1787822226; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=+QAAVwKn0uZ96Zg6BVsqfTiffVReTiQDqzxexuCpBls=; b=KldiYwoOcbKyKcOXR9VfLG6Z4IsG2Pk0zNIF6SEtcevfKsfnQaEVqvyzSeK5GjeCoW A4BrPRp7EgnxzB7SuWbGbWaOr5CAD76P5q18mEKVo8vEB5a9FFxSRJhcOviJzyVa0maP 8Bn+e7n4AmO/kXzCgVDsfXrSM8bhK73DXi5tE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787217426; x=1787822226; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=+QAAVwKn0uZ96Zg6BVsqfTiffVReTiQDqzxexuCpBls=; b=nOEB3rHm5gw2gThMBcDKTKpDaD4UhXvB+y3yMhJx/pr/HidKwlIE5KUaHsA2cG9JVp 3w7ERyxEtILfvxhOadUw/pcZC8GEfpWTtoFpJApv9K0W4P8K9W/JYRXfoCOigz3TKq1H op1sI51uy54QIXFCyD1YXpF1+DA57NkMU+B1APWUtZICZGVOKJhPF8RhpJJ29IMRrKrF wxZmiy7IK7APnfzKvmhW42/LBOKaSwBRsLHCR1oFJ9pkSSpLtYLKNQcY/iYVs9dWX5gw 7eSJSOLjqZh11W4a4yy1eWaLxUxCl8IPe0N2nsdX8iqGMK8wGesaf+run6IqlaD56UR4 0Gwg== X-Gm-Message-State: AFuF++mZIyGHSSRGGJDWjH2xanrHuPcXON+WfQliD1nNuGDyJljEqzmF u+FA50Z9K/CxtEe7eazvy+owHTtthF/zFYXP/8JccYpaA23hPjSZE5MZdguAceGvaVamN4BimJW FY0dTbKw= X-Gm-Gg: AR+sD10dWN9aJEILYxHRgMqmzpQq2U+zzVCoHWQ06MghYLEfUNmZ7AgUnyGVOlRnNyB OpAex2ejtxa3eBX2jbaQTc4sUVmpksSiX2Jg1NDbf5IyLT4llM8n3ou2dxLcF23LHXCrRZL5kyJ nfpbQ2Kzpx/pQ0wEKu1jrrDgaHnPtGY3b56QWp9aUssXUz3hEuzjZWyL5hM9y9Eejw86HzwpDgj 4hNXdsz1m5aGhBfmAzlO+Rtt1cJat+UwmOX8axCqpm3DUPV4AnwyJniQ5hrjbwUx75hp987q+Hf C7NIf3mx2BnBiWj6jxocZDfKl6Oai/uf1wI58SypT6O/sDEhN5eS6H2WzAUbj+ifIr+WS7ImZRs BFr9on7LZSJOPycJsZ3lyCdox5MksAr1auFuHKyvVb244M7rWgTaO6HTjgpOD6ykO2Rscdd7Cuk MZQw+/BljD90XLgPbMIVvjbqRLHDSq/wxtIxk5dGREmRehDHxm8IT2sVJugDc1exKifgy2zezmq sPKBY6QL/0ChSwG06R6xOuCTYt18DQCMrtEw57CpYELDermHN0mr/oM5cbKO3PRBveAs3Is4ejm jQcVx/52AwLfiY/YL7GmaRrBI+AZNvtLo7g6LlY0tbtkda6OCJT/DCWJ6pNQZw== X-Received: by 2002:a05:6000:2c10:b0:47f:cb39:10c4 with SMTP id ffacd0b85a97d-482b1fd9f1emr18196475f8f.12.1787217426164; Thu, 20 Aug 2026 02:17:06 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-54-86-139.retail.telecomitalia.it. [79.54.86.139]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-482b14c3775sm10021606f8f.26.2026.08.20.02.17.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 02:17:05 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: alexandre.torgue@foss.st.com, francesco.utel@engicam.com, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, domenico.acri@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org Subject: [PATCH v8 00/16] arm64: support Engicam MicroGEA-STM32MP257D-RMM board Date: Thu, 20 Aug 2026 11:12:08 +0200 Message-ID: <20260820091652.43541-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds initial support for the Engicam MicroGEA-STM32MP257D-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v8: - Add the "d" letter to the board name (DT file name, model and compatible) as done for the other STM32 boards. Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules in arch/arm64/configs/defconfig. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257D-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257D-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257D-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ .../st/stm32mp257d-engicam-microgea-rmm.dts | 319 +++++++++++++++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm.dts --- base-commit: a4ff2be345d0abc943da8dd8da98151843b750dc branch: stm32mp257d-microgea -- 2.43.0