From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D21DE3F0AB8 for ; Thu, 20 Aug 2026 09:17:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787217468; cv=none; b=R7uHaXYb8ZpjxkrleGjtZKxUnyFwvFA2Wo9jVs/qM11TTef4pxuGw/mBwKke24EvfnVSSuuHQ+ioPL5nyMo/thmQBAezAhXEbqZ47zoWomea3NM1aNktbj9QXA0jNUmwnBV9BoBuhmGCvnjPiSenn/mK8afoO1jOZfLeUJH2gFY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787217468; c=relaxed/simple; bh=R7p0EC1MJExELMNko6n8EU7bwP08zWcgCr3KfDmFr5g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=R36HPVtSzV7HcRAZdNy75vAYIHj3Q2edOKQzljsSC76yYOzUQ6mQrCw2biV5XYF2teZN0hIgaB3fM046eP80aM3kuZF8pV1Lw602mH90vLEdstJpfCLe/hFqQh3upkca/k+RWIanGHYUAncQpFqBT2dAV+BDXkqaZj5FNN/LRu0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=lIu2b97L; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="lIu2b97L" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-4799b3f7c83so1360075f8f.2 for ; Thu, 20 Aug 2026 02:17:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1787217463; x=1787822263; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=ehG0wNhXC7EZrYAkm3RwKsx8ZO4vZ8QiozKkc4jo0Cw=; b=lIu2b97LgfRFIvdCDxB7WWC7pkdQuXW0F88e7HBFsfTA38/eKJODS9SoaXVMqIaUpH OYjCg7iCDCZsrt57hIqDqloD1JexpmlTMSFeVrR4+ldB+otBSxyfqXtY8NDZXnXBKTd/ umF/RasugooD900XWbQnywf187nTDiOZchXEE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787217463; x=1787822263; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=ehG0wNhXC7EZrYAkm3RwKsx8ZO4vZ8QiozKkc4jo0Cw=; b=WZ1QBBZLp0JMA4gZUy+HzCHvh+31h8mJ48DH1SrS1O8q9tVvw9fnWufSgbQNjfI3Ok XGDpd3sujNdC8m03gJP7TTVWv8hbtZ9CrD9+89JiFfAs54/1eeh1zfdV6uoxAmqib/AS vo5RMbVM4nqJ7oa8gS2jHadSWKHqc72rJfsDMKxC77RpllJAdJB2HB7AlzuL8tw/FEDS AK/YAVMYG6I0e83lIj+x7cgRYHeWtr83j7dTpeOM+zgGiPDUF3cKr4sBX88DNnfaLW1u OKlCqHJ9rIVkkpVktQN2nWWE4kkSjZBYeqgEvnV09LPRmUQicUYtapz8R0L9b6vErQ9d L15A== X-Gm-Message-State: AFuF++miVVH+4THGrSYve2P5IeDMTImVr+6IhhnRsNE6fBcdqpM+NBeE Pjymu1yc/j2hEcSKRtbtzgiyp2n1iwBzCE8czL8RkTY8iRH9pZ34Ruw3pmsMLy8IA7D+XT/+tIe +wVfxLX0= X-Gm-Gg: AR+sD11qroXsjpSnP2HYWrNEWIOYwQb6z9GRofw664BI5HQUOzjtUd4yfKYJRFu8laA /35aUsYuS6QGJLkqA1vHlghO3xEBroNqgQGm1Vjfg7Fr7MyDCaQgojomHsVluimhHNiuyfB6i9G UDfJkJipphiJnR8ZFyEIP+IHp+JdGXW/enrToVB/HWCH2KAsUaSIscGYyUozAHywwOF20N3dKz2 NrLKb/jh5bJbTugdm00w7np+qNlHXvQpmtteeO83/kF17u6dtDsXqKhtjxMYmrnWd2VJrGovyzL wVRaRsjTP7vNC/82qFa3mBNrTyy9vh9z5evn6NYJaNVopsYEidJMf/x8Nanh0Sn0BMO/6UsvvK7 +abp+lsoKS6ZfwONLYyOboD8ZUFQjQyyFupHfq5AAtphZWuHrjt09LUylaFO5/3xDrxHkk9XV3e BNpWOKCGusuk+dxh6q0btKwalUs+RUX9Bs7/CVhcr6N1US1M8n4Ptrx/w4QnlW0EylJTEsl+da7 bGa+iuftHdeqpfX+qnK2UYyCnEd4tY1SWX2zgnOYhIspCu8MtIPrC5hIE/kzDH2fse6lH0v5z5N hsrR2ebw80IH3pI0q6Xeo3OXPFLr1JBtKyPRZKG9HV7uUjV3IWfNXXOIQAqXQA== X-Received: by 2002:a05:6000:2311:b0:47f:ddc0:602a with SMTP id ffacd0b85a97d-482b1fde11bmr17822449f8f.18.1787217462627; Thu, 20 Aug 2026 02:17:42 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-54-86-139.retail.telecomitalia.it. [79.54.86.139]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-482b14c3775sm10021606f8f.26.2026.08.20.02.17.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 02:17:42 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: alexandre.torgue@foss.st.com, francesco.utel@engicam.com, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, domenico.acri@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org Subject: [PATCH v8 14/16] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Thu, 20 Aug 2026 11:12:22 +0200 Message-ID: <20260820091652.43541-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260820091652.43541-1-dario.binacchi@amarulasolutions.com> References: <20260820091652.43541-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-device-errata-stmicroelectronics.pdf Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - Drop inclusion of stm32mp25xf.dtsi, we are using stm32mp257d. Changes in v3: - Fix a typo in the URL .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..5b4287e86def --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP257 SoM"; + compatible = "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + scmi_vddcore: regulator@b { + reg = ; + regulator-name = "vddcore"; + }; + scmi_v1v8: regulator@e { + reg = ; + regulator-name = "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg = ; + regulator-name = "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg = ; + regulator-name = "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 = <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width = <8>; + vmmc-supply = <&scmi_v3v3>; + vqmmc-supply = <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; -- 2.43.0