From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60C5D4C9567 for ; Fri, 21 Aug 2026 16:10:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787328632; cv=none; b=ebLjOEDah5yniQuo3PT02lBaAEgWhRJ2iRYgAe+ALcwLjZd2Or30CBMGYIRHRERYvY4D8MQFIT9lWOrdySHiNNyEXFw/igU5Lk7b2Lae8J3iFHKyqQI0LSjaBFjjQzuKvVYrd6k+2wCmx1jks7mh47KBSoYiNZBLbsuYBPUOHTw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787328632; c=relaxed/simple; bh=9Fecwe0sAktGee+deC69QVwT+mIH7oP8T6NEsor/Km4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=P61oxR6vZ9nfsex7OXL0sAnyD9uKBBUqzkCHVfRd4nqJieqAvUAUPHNjv35wxxNA/xwOEBW7wEJn3uvCjC5aSKbFbVFviUPvNZXwV2IGee44B0zPz2n0l6ZoJ7cMWFPkrcT16YCEymtk6kfrmVwkcNDU+q/qwRtFm1f0z6Y1Hi8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=PPgLb3lw; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BW2AgI+p; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="PPgLb3lw"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BW2AgI+p" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67LFlwZt3391866 for ; Fri, 21 Aug 2026 16:10:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yS6bCkgNl2tfRL+N0AQpU6w6x0P3yKp8A+VMwA4EIUo=; b=PPgLb3lwYUJG5+g0 fvDX8DuCMbQHqT5CJKUFNy3H/gjJu01HE+uh+zeAB7nNSuRFJ38rJNbXeHWJcJaq B/kzKAoh3QkAb85xB1RribP/fRNwjngplIQU9P/PVICnayAvGyw0c79BKcpljzIL jJyrxP1kQ0LEnnsVnT30ptJYg2CAqWXamT9Bs598DixiGdiKYKbciUz67nDpVDoc woxYhb6L46ftHDcHOFr1Tbmzzdd1Sk1iHW6/uPxqo68rnyb/ULHR7cvJxGVcc9Ea P97ZMserwIs6kytqEkLqfBBBcKUottzi9cgsUEKYiYaLGPvYDHucNrmXq2G13VVV ED08Aw== Received: from mail-oi1-f199.google.com (mail-oi1-f199.google.com [209.85.167.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4g6fuhjfbv-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 21 Aug 2026 16:10:29 +0000 (GMT) Received: by mail-oi1-f199.google.com with SMTP id 5614622812f47-4b28d8d1b76so1040030b6e.3 for ; Fri, 21 Aug 2026 09:10:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1787328628; x=1787933428; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=yS6bCkgNl2tfRL+N0AQpU6w6x0P3yKp8A+VMwA4EIUo=; b=BW2AgI+pKJ+yrSCLaYhO+ijXGOT7ynriX9X+pGmY72d47kU0B39NI69hNMduMSPoas tpKCuWTiBj5lbNfgbOd+v8azZoSwaoGBbOaOBzGgzhW374P33de/8Kkp10m/NDr9hw6Y 918fAhIMmbw9T0eKTDCufqwyRT08CiiNf6Nr4VfZYvoo/ua0ZqGmDq4+25y9b0HcJKcU mLD13XPUfHysxf/vGzA5jyf0wIjpQ0XlnJ7JAUwp0NInVQ75pIlQXN6LUIVt53JSuCLv e3lbl7d9PXbGt04GOv8TwKpaBQQI3NVKgSLp4hakE7CVXVvuycUlqocmSRyamftJSKST q0kQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787328628; x=1787933428; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=yS6bCkgNl2tfRL+N0AQpU6w6x0P3yKp8A+VMwA4EIUo=; b=QOuZBlfIDiHFVUCESRir79K4DzZqJ6uoqho0U6hzzlJ906NPqGGQHAt/sPiHlqmCOj ziFtblTqV+gGbpwSSvGdge0ARh6u5XhnQnMxvp2BZP5TrOT5x5TistDMojzrV6cKc1U0 ontuQV6hivEjZYhRBGeNSwlIIFFOjbLO9mHO1XD0nGTAw3J5LGW7D7GUDt7r8dYAb8WR ctvwH7C3CsssE3ttf67k9BVJ0C9vHBvoW6H5Xo35Ewkx2QrIsFfdEbN+0HGIp14ElEFd bK5uVRn9uOekIHgZ8nlUeZqWn20tMC67B/0/nI6t0/ONv/bvl7EPHOLj8J1UcszDO53G Y5nw== X-Forwarded-Encrypted: i=1; AHgh+RqrkU+S5jQCfLBMsf48VxekFk0iJdsk6iI7Tlje8X10VYRh+bU8E0wr4Y9AnV5tQhyo9KSsFbBXC83gn2c=@vger.kernel.org X-Gm-Message-State: AOJu0YzKyX3i9AVr88b+AvPFE69TJH4wqaAP33LgLKrng5pXrz2rPKQT JNkAcMqOLt3i1t8qhU/DlGkodlWXSeaGhfVJJkb64DRab7kzvNn44deY7QlrGNVd+6EgdjChRGo 8EOMVJYaTU+If14VMlbcLk++bJ885TIlEkXn+f21gZM6qOy5Pne0KIedsdNqek76wTrs= X-Gm-Gg: AR+sD10O3F29HftYR0e7+eSm08uzJvKYxUJVLsoc7Ch0LFMENzGHB2G6XwilSGffbzL kQluzZOLTgzo84xObYOWZU5V5mFyJJZAs/fSi8P8OPL6oHZmlHIahab4PYeFiaG+sOQILbvWJM5 8B45xhAB6DbI+CT5vuQtkIDDBMlIQ3O91yuAmhTa57ojDn+C9UpESRH8f7pOuNdLLx6OIoVJkQu ek06wXHUwDOQaYQoaA1A7K0UggmlkkdyQN5gJW56xBQo9AUyP/2c2EoLQfepPBKeN+AsihlG4XJ PLHF3Fl/s6+k+UdaaYHM6uVojbxke7ePZbmJ8z9RS2KXonGBjQP3mcAx/EI+tydti5za1+aQqcU jvQVgL1VB+R1dHDOD21eLKarVi/yXARiekVu07mZqNRxeS3pypzXh+7ueiSjM8PwPFsz9JyaV8b UQsHN+l9MGVR4UMe2J/2/nYmA= X-Received: by 2002:a05:6808:4703:b0:4ae:f5be:fe30 with SMTP id 5614622812f47-4b2ef468b49mr7770341b6e.18.1787328627510; Fri, 21 Aug 2026 09:10:27 -0700 (PDT) X-Received: by 2002:a05:6808:4703:b0:4ae:f5be:fe30 with SMTP id 5614622812f47-4b2ef468b49mr7770153b6e.18.1787328626352; Fri, 21 Aug 2026 09:10:26 -0700 (PDT) Received: from hu-hardshar-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 5614622812f47-4b2d6d34c8esm4804321b6e.13.2026.08.21.09.10.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Aug 2026 09:10:25 -0700 (PDT) From: Hardeep Sharma Date: Fri, 21 Aug 2026 21:39:01 +0530 Subject: [PATCH v3 08/15] dt-bindings: pinctrl: qcom: Add Kuno TLMM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260821-kuno-soc-support-v3-8-196e2b306368@oss.qualcomm.com> References: <20260821-kuno-soc-support-v3-0-196e2b306368@oss.qualcomm.com> In-Reply-To: <20260821-kuno-soc-support-v3-0-196e2b306368@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Krzysztof Kozlowski , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Michael Turquette , Stephen Boyd , Brian Masney , Taniya Das , Georgi Djakov , Bartosz Golaszewski , Linus Walleij , Thomas Gleixner , Radu Rendec , Robert Marko , Guru Das Srinagesh Cc: linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pm@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, Hardeep Sharma X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=ed25519-sha256; t=1787328540; l=3999; i=hardeep.sharma@oss.qualcomm.com; s=20260204; h=from:subject:message-id; bh=9Fecwe0sAktGee+deC69QVwT+mIH7oP8T6NEsor/Km4=; b=Q8ZMyfCR02v6uEtw3VdSdFS9dyKXekOPxO3TtqHZoj3K4816tbpTbhYqHkkim/lnsQ8o+qV+P v6BsZGvbu9bC/aQR+sWrFAmb9kEc2bUcNItHHwaqPKy3uBIi4CPkbRG X-Developer-Key: i=hardeep.sharma@oss.qualcomm.com; a=ed25519; pk=IvwPDKA2xr6jWaCIBBY2ran/H0124QUzVfun+CtEikM= X-Proofpoint-ORIG-GUID: hTgWlq0MsgX2GkEr1l-dRRnhgcePduxZ X-Proofpoint-Spam-Info: AW1haW4tMjYwODIxMDEyNiBTYWx0ZWRfX6wcp3l7LEwDd MY/6I6/eWs8oUgK0v6bfmQIoN72WUhzz+Z3RBHBi2e75vCI12i+N4BJeEd5EHcPA/4EIY/16yk6 2JbVPQDQ8VFN+sm+UkrSUZOo9A0t5aI= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODIxMDEyNiBTYWx0ZWRfX1QtUyAebB2go M0+QtkPxLxSrD4VQ2JcChuekbJMkiyDfbtEZaLQQda/jBIIMY9hzGW2rVRC1zMm1tg0MmHKDevg 35o+Txm+FN5Ntt8sBba2s8c4+A6I0rcEbwclVASm/dil5SJn+YnaMRlpJbuSDn/o47So/oOBa0f GrgMUKir+0mqYa+Jx+DUKHmj6psKtZKbtp6J3emgvZlkE5kHwxKYgKpE6Re5TXu+jLBqWIt1H1E seLGwLl0C1Vb2GyYXfy70B9wpfn+hr3TtT47nPOL8NcOGQEgeX4ZaYu9uHHWJS2bIDbOG7SjQ6S 9LmkkDAw7QO9y8ee6Df0cFKfVz0NeDN01HGTqeB0cb1Ovl4Tw13kLQ3iVabPA5ybIlqgFJXGv50 Pv5QegsFWCFW9NFzOG/KFBzh+f/D4z8tq4CAcz1mJqV6ivlFjmc8G3BUzW/78CZoSZCs7p1cub7 MAsVDy9PqYkrPgp7/+A== X-Proofpoint-GUID: hTgWlq0MsgX2GkEr1l-dRRnhgcePduxZ X-Authority-Analysis: v=2.4 cv=UtFT8ewB c=1 sm=1 tr=0 ts=6a887875 cx=c_pps a=yymyAM/LQ7lj/HqAiIiKTw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=CaveSyEksWnKhASb3GUA:9 a=QEXdDO2ut3YA:10 a=efpaJB4zofY2dbm2aIRb:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-21_05,2026-08-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 suspectscore=0 bulkscore=0 adultscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608210126 Add device tree bindings for the Top Level Mode Multiplexer (TLMM) pin controller block found on the Qualcomm Kuno platform. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Hardeep Sharma --- .../bindings/pinctrl/qcom,kuno-tlmm.yaml | 110 +++++++++++++++++++++ 1 file changed, 110 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,kuno-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,kuno-tlmm.yaml new file mode 100644 index 000000000000..2250526dfae2 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,kuno-tlmm.yaml @@ -0,0 +1,110 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,kuno-tlmm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Kuno TLMM block + +maintainers: + - Hardeep Sharma + +description: + Top Level Mode Multiplexer pin controller in Qualcomm Kuno SoC. + +allOf: + - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# + +properties: + compatible: + const: qcom,kuno-tlmm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + gpio-reserved-ranges: + minItems: 1 + maxItems: 55 + + gpio-line-names: + maxItems: 110 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-kuno-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-kuno-tlmm-state" + additionalProperties: false + +$defs: + qcom-kuno-tlmm-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + pattern: "^gpio([0-9]|[1-9][0-9]|10[0-9])$" + minItems: 1 + maxItems: 36 + + function: + description: + Specify the alternative function to be configured for the specified + pins. + enum: [ gpio, audio_ref_clk, coex_uart, ebi2_lcd_a, + ebi2_lcd_cs, ebi2_lcd_reset, ebi2_lcd_te, emac_mdc, emac_mdio, + emac_pps_in, emac_ptp_aux, emac_ptp_pps, gcc_gp1_clk, + gcc_gp2_clk, gcc_gp3_clk, mi2s0_data0, mi2s0_data1, mi2s0_sck, + mi2s0_ws, mi2s1_data0, mi2s1_data1, mi2s1_sck, mi2s1_ws, + mi2s_mclk, nav_gpio, pci_e_rst, + pcie_clkreq_n, pll_bist_sync, pll_clk_aux, qdss_cti_trig0, + qdss_cti_trig1, qdss_cti_trig1_mire, qdss_gpio_traceclk, + qdss_gpio_tracectl, + qup0_se0, qup0_se1, qup0_se2, qup0_se3_mira, qup0_se3_mirb, + qup0_se4, sdc4_clk, sdc4_cmd, + sdc4_data, sdc4_tb_trig, sgmii_phy_intr, spmi_coex_clk, + spmi_coex_data, spmi_vgi_hwevent, uim1_clk, uim1_data, + uim1_present, uim1_reset, usb2phy_ac_en ] + + required: + - pins + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + + tlmm: pinctrl@f000000 { + compatible = "qcom,kuno-tlmm"; + reg = <0x0f000000 0x400000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&tlmm 0 0 110>; + interrupt-controller; + #interrupt-cells = <2>; + + spmi-state { + pins = "gpio78", "gpio79"; + function = "spmi_vgi_hwevent"; + }; + }; +... -- 2.43.0