From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D4892337688 for ; Fri, 21 Aug 2026 03:03:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787281412; cv=none; b=clBZhdI6unsHlkaVSWmwhK2f5+POiIz2uEQuZlyagMTZjsD1Rk965h8w6wwPSA7vZeOZg7/wpphyC3SmX9576m+0TYOolmp7+CIwx9tHFjhSqIYx9M+hpsoTR0gBWJsHnujOrLc5GxN6gUoUG4juEg60Rlq/DeiorFSMiBnvnFc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787281412; c=relaxed/simple; bh=xW3iwMJdUf28ooxJCG/iuJQ1bRNNMmFlcIn6TRT+ipc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=CIIT1Viap4eLncvHunPidpijEtwavgDpPuFY4+VGz4PnFKYA2rVmFUtmLk9pPh/1WwIPpP6HZRpgZjrODJCF4oSgougI/d7tsfVK51Wx9CZmYEaEGh1ysYvnDZeT/cgJ6+BCRIuYnWXUb2GfN+qfN/N+iSWqNef/HKnUqMZOSt4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=mswin.me; spf=none smtp.mailfrom=mswin.me; dkim=pass (2048-bit key) header.d=mswin-me.20251104.gappssmtp.com header.i=@mswin-me.20251104.gappssmtp.com header.b=zEtk+5Nq; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=mswin.me Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=mswin.me Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=mswin-me.20251104.gappssmtp.com header.i=@mswin-me.20251104.gappssmtp.com header.b="zEtk+5Nq" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-c1c50c1e29bso79909666b.3 for ; Thu, 20 Aug 2026 20:03:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mswin-me.20251104.gappssmtp.com; s=20251104; t=1787281409; x=1787886209; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=nR3vivEFJtd3iQZRVlYjMI32Qa6Jn8xRiGEyh0JL5Ok=; b=zEtk+5NqCwl3r/Oj3BNwBSI1a63nxMKHV9SC+pvoewYbfMjUn35UJC1g88qfWm05x5 fpvojNRmW/sXgXDSzMZKi++ePgQICOTBZNb5UYWDUZptmUUDrPGWiYOKy357zYGEJ/J1 7xX85G/4oKm9gp7rB7burDe6AV/MWLu3eUYKt1wuYSRvU2B0bmN+LbpTQYWMZhukFfdU JJjKDdo233wpx2q7dtGWYXBLg9dPtgNKCBv+eXSd5qbVe8G3cyzw75oC2A6vQZtER3vb H00WtFSQxr+ZRSQEB3j7iwUR5giyUHs+ZnpnQmujD53iJxG39gAdwmMWYjtgPUQCn+CH 455w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787281409; x=1787886209; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=nR3vivEFJtd3iQZRVlYjMI32Qa6Jn8xRiGEyh0JL5Ok=; b=VoT30Yr4gMfIlt3o3uJvZ2Za0Hwc/yjXJ4B6OJ1OZ3vzdItR1B6qY82EjBnACbGkuh KqSczW4TllYEIEt+7ePBI95AeAn+6YZKT3w8p3dAWucwp20MEwibjZhxnyJSpLEvCmrb iai95/MBfOVqReQJP/UTQVU4OGnPCEbg2QAtAtd4CBzs4c6ZuMOasXFOveUGi1LY7TQ9 tqcLzEH5/UWZSH1wT/aABIQaF2sc9ZhpDcL32Kj+ugXsKaDgZ0TRsgS6ZE8Rwz8Zh62X ElZ4DnhfjfxHtETuJgHZmqDHK9uDl5nO4fghWGd6FtCoKtmtURNlW2SM4r1Gr6TW0VfG VgQQ== X-Forwarded-Encrypted: i=1; AHgh+RozkkqUkBnjZdvv5vwJwUIJ6l2Lzd/2x+K+7Mvs2ML3K3wfLc6k81aUx32UpX6d8LX9id4poipQM73BiBY=@vger.kernel.org X-Gm-Message-State: AOJu0Yznw32yMK8NSSzRUrIu1UEncmfbyZK56wyOe4/7MhFnMwVKaKGo YHub0J+VoxVbpDuXwEgxLFBYH2hHGzDb4o+Qa1AjjrlSE4+CWthV0dm6Il1TMbhfHdI= X-Gm-Gg: AR+sD12uc2JXpzPzYjrGtN005aEUcagWnzms4G/D27qz+TYz6Tt24W0gpelsTBM75Wc OQ+TU2Cwiuu/AVDfFK29e3THLee3EsztmPpCJAFtvcc0kjqWbhCCehtIsZLWcPlPB4I4ST5pY0u JdF6BlmgqYUcvdvgzaUXovXm5fXxbnYQg+/pv5JCdN8yIHr+7H5bSfByLKJu3BnpWSLUxGJ/2eb 5QNuWruFBQBKr6IeUL9aKfJ9viHObEwEk1Dood0XGYPIEJe19Bp212VByskkCKvISWc5O3Vpcc1 k4CjSnP+0Q85uoQeSz3uj3leEJuLl/Y9+VzUIdvG5XOpQVWZQrjIIi+GZBDoYDrK8qo2uyPFAHa k1qTjwh4RQFc4NjiQqZT26vRZwkEX2HXYsGOv5lLJDtr+J/mpk6qZ60gv2ZVX49uKc42x07bWnz +cptaEucgQrl9RvVUOMDarPTszob+9RNJ/k/ZCd/ZAvS/B59CeWXXOPyRrDS6n1x8qTQ== X-Received: by 2002:a17:906:1014:20b0:c20:f871:1020 with SMTP id a640c23a62f3a-c246a63f53cmr205362566b.19.1787281408924; Thu, 20 Aug 2026 20:03:28 -0700 (PDT) Received: from zephyr.int.serkovo.ru ([85.17.200.167]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c24591df293sm274875866b.45.2026.08.20.20.03.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 20:03:28 -0700 (PDT) From: Roman Linev To: Amit Kucheria , Thara Gopinath , "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Roman Linev Subject: [PATCH 0/2] arm64: dts: qcom: sm6125: add TSENS die temperature sensing Date: Fri, 21 Aug 2026 06:03:23 +0300 Message-ID: <20260821030325.1823829-1-admin@mswin.me> X-Mailer: git-send-email 2.55.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit SM6125 has a TSENS v2 block that mainline does not describe, so the SoC has no die temperature sensing: on a stock kernel the only thermal zones on an SM6125 board are the handful backed by PMIC ADC channels. The block needs no new driver code. Its register and interrupt layout is identical to SM6115's and, being v2, it self-calibrates and needs no qfprom nvmem cells, so it binds through the existing qcom,tsens-v2 fallback. Patch 1 documents the SoC-specific compatible; patch 2 adds the controller and the thermal zones. Sensor-to-zone mapping was taken from the downstream device tree for the Xiaomi Mi A3 (laurel_sprout) and cross-checked against sm6115.dtsi, which agrees on every sensor the two have in common (2, 3, 4, 13, 14 and 15). Sensor 5 is not referenced downstream and is left out, so 15 of the 16 sensors get zones. No cooling devices are referenced, since SM6125 has no GPU node upstream yet. The zones report temperature and carry passive and critical trips; a cooling map for gpu-thermal can follow alongside the GPU node. Tested on a Xiaomi Mi A3: tsens0 binds at 4411000.thermal-sensor with no dmesg output, the thermal zone count goes from 5 to 20, and the 15 new die zones read 37.7-39.6 degrees Celsius at idle. Under a 660 s glmark2-es2-drm soak the hottest zone reached 52.2 degrees Celsius against its 85 degrees Celsius passive trip. Both SM6125 boards (laurel-sprout and ginkgo) compile with no new dtc warnings: pristine master emits 7 unique_unit_address warnings on the geniqup nodes, and the series emits the same 7. I have no other SM6125 board to test on, so the zone naming beyond the sensors shared with SM6115 rests on the downstream device tree. Roman Linev (2): dt-bindings: thermal: qcom-tsens: add qcom,sm6125-tsens arm64: dts: qcom: sm6125: add TSENS and thermal zones .../bindings/thermal/qcom-tsens.yaml | 1 + arch/arm64/boot/dts/qcom/sm6125.dtsi | 299 ++++++++++++++++++ 2 files changed, 300 insertions(+) -- 2.55.0