From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D98B53D331E for ; Mon, 31 Aug 2026 08:18:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788164288; cv=none; b=gYAcDKUHp9RgsbJqpbzWfPrFYLYui2gDSz8xbzAljppi8fW2RsC/uAykh05Wd1T3nFUZxg2IskPy01eKMfAQM7yEdeU8O1zLN+OFWVTYQIJ1jXN+C2lzl4PcszhxR81+V8l6fAVjhbJ1hIdRyeRTntW16/0/BXRDlwIZV/A39NI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788164288; c=relaxed/simple; bh=8Dmslyk2Fa7jwFI4zAsCVxwM9n6Gty4eaAtju08j7YE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ju/VBI6NvKFZ2BARHTlDVMtHwvj9f5rdvmcX3y31zIw61+HU7RFKd8MVdUxXRhY/KYg+tVzKVH71Odi5Mivy4F/21QMWKdyw4YOpzs+hilapD/Y3kwlPALFjN3UqfUeuphCN5Pn0ZVPdd5L5ah64V5L8JVqghoIl/3NiMNhMFmQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=lavDuOap; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KyLfL3yX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="lavDuOap"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KyLfL3yX" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 67V7x9pE3664472 for ; Mon, 31 Aug 2026 08:18:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 0YGchqah0UzfAha4yAxOufthwsRqWdGvnD0C4S2BIAM=; b=lavDuOapPspxC/xJ ylxmftYTEZe3RhzL62QFQAs2f3VK6SgaZyEJYl8N1XDH19WVngVp9qqhO3iBwN0U EaeQzE+ema3cjzOOR5uORzYwP85Lzp4keIwiNuetdFPVNoePrTnm3KzCNxXVT306 W4AfUCNG88NwaohoKFio4fBg1L8kcogYMG78g7tvn3nVBPBZmTHG5VBo/xvsvyy6 KjMa74ojh0MgsEYIt7DoU01Le0+Cs4rrQVZIDeSIi1/fmLsHQ2SA/5i18UXpo6oV yHkL4KeDEKTy0qMihvspTrSlaqNvnPkdV0fc2Dhv9UXuXj28T3l58RPb+vOr5e0o 8dr5Aw== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gd4x089g5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 31 Aug 2026 08:18:06 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-93903622880so639888885a.0 for ; Mon, 31 Aug 2026 01:18:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1788164285; x=1788769085; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=0YGchqah0UzfAha4yAxOufthwsRqWdGvnD0C4S2BIAM=; b=KyLfL3yXl8JUdWWB86MfNkvFGdmziiQ1u1snlgnoJwoI3bE2iBHLJsmnCEt1dVFAOF l825qb6i2LRZPxkni0qlSXF7GjHXWSPSfYQa6WoihEJFwMkiN6NAkYTweLFizRPGHXec CmAVLcAsrYooVBmAyUmhnxx+BGhKgltbpp9fGoDsKsk9eJAHe0IcbkPpzTGuegsDEHSh HQ3sw0bBfRI6jd7WWGEXxVS3RSGjDl/CD6kWyHZ98twEP8DaJAKng8qeiD7Bjxs3Y4+A oJ6SnYWhjOPRbOMXtHMOZyUFPDncIPw4Z31vovBLrTTp01IKTI7FbBe6PXwv+QeG7hMd yarQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788164285; x=1788769085; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=0YGchqah0UzfAha4yAxOufthwsRqWdGvnD0C4S2BIAM=; b=TcjCuVukbWvpcJSQo+KKuILYqXx1yd9Tcc5Knm2sP5vGS2jfBBUXArYZdJ6kqavBqa nto22AiAF90t8eeafumDPh14Gh6M5o7NJXKcZUdW2p+fY14yfecl85q3G5AgbbEnEmLY 8PF9+8VYij5TeL+wZ6Uau53kzK5JG0cfRk6Snf0p/nu2OINO6bdeXsZupjwXAX0ZhImN vyEP+FYxotDLHXmpK0YDxwLEhsgqfd/9Qt8zDRNVKN60V6fxRtjwuRBV8KNwtPkI3HcJ sxEWQe/pDCFRbsgrnpQYO1+2bOT3rwRDn9v2RSntvbslx5f8/HQ40K1Z1d89e+LT3Nws 4Mcg== X-Forwarded-Encrypted: i=1; AHgh+RoKs+RbrgjbM1k2L71lQeKjb4ZkaKDbE0rhS8uSYsiVHyYOL6lcQ8HCOwrYx23HHI5EEGHEm9iNZZaj8tQ=@vger.kernel.org X-Gm-Message-State: AFuF++kfgkhmjkLJBZ7YyIn0biUge00a8rcCdZYz38QJlmQ2HxTJ6znp /zYa7OtVGk5nv6uJwnAdQzPalK82Cpl3d+zvm4xSRjOabjHfT2AlY8pvaWmPnFyd/WRS96WUvre I5spaZ2t8UtHD8v0FxcDFZnhk4NZneUsqYEstYwp7qpImrDuzDrzxxvuf9u86nESg6u8= X-Gm-Gg: AR+sD10tifE/Z8LAR6F0+mqBpOeF850Q8Jxkj3fF7Iw7UHOz/yeXnK8+rnDAEny96Wt d15BKKgxuDsjH1yfEMbxWacZHtSDbI0iiYkt6+mspRlN+qOFMRkviP8Z0Zj4Z44YXBjNP5EWGR+ xDJWnxjtcDbnyjHBAa4hJwMGj+PB3+rULQ7V1qJ6S4TDACpg+P8U9XHl7l5/qE+qRmHZ2NrCj9h EGIcV2AalJFPLkXJdE84zStY0vp0G1VDa0wy6BFCot2N4SJL0xo8IZIVAJXTRRiS71Nir3sizsA uU1/uG/TbXnJV3W9yoIz2+PRM4VVWja0ysMx4isqfWhiNgU1vljQUebxTaKL9ijkBXwFSvCDCgC O6Zh16SlZqGkPzV+hFXA67MTT6nv/h5Trv3oDZ8laKuvZD+Z/Al1Malwzn1yuwyY= X-Received: by 2002:a05:620a:4148:b0:939:f89:368d with SMTP id af79cd13be357-93936daaf1dmr641868485a.22.1788164285129; Mon, 31 Aug 2026 01:18:05 -0700 (PDT) X-Received: by 2002:a05:620a:4148:b0:939:f89:368d with SMTP id af79cd13be357-93936daaf1dmr641865285a.22.1788164284638; Mon, 31 Aug 2026 01:18:04 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id af79cd13be357-93917236b86sm735974285a.13.2026.08.31.01.17.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Aug 2026 01:18:04 -0700 (PDT) From: Yongxing Mou Date: Mon, 31 Aug 2026 16:17:23 +0800 Subject: [PATCH v6 06/29] drm/msm/dp: add MST stream register definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260831-msm-dp-mst-v6-6-c91d35d6fb9e@oss.qualcomm.com> References: <20260831-msm-dp-mst-v6-0-c91d35d6fb9e@oss.qualcomm.com> In-Reply-To: <20260831-msm-dp-mst-v6-0-c91d35d6fb9e@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Jessica Zhang , Jessica Zhang Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1788164246; l=7708; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=8Dmslyk2Fa7jwFI4zAsCVxwM9n6Gty4eaAtju08j7YE=; b=w/zSTzHIBylC5OEE1JFvza/Hjm7dzHdrNSUdexO9AZv/Xjh4bGkg9L/u/jZW9utBO7DpDU6U3 MPeWImQHOkyAc3W5yify5tJdsTNKxGyUL6jf6COdYPkTvVFGyYXX4MN X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Proofpoint-Spam-Info: AW1haW4tMjYwODMxMDA3MCBTYWx0ZWRfX4giDa7G3iLp+ sgyCK4A7utLLmiS1AIgGIZy/RJHXXfqN6QryrqwFJgQacigiULCvT2Bz12rX6lAM4kHq46KJ+jm yWcx7c8/aoiAAaqEFeUBn9y4glsfEA4= X-Proofpoint-ORIG-GUID: IqWopk28449KqSrWXGpl26CYTBkKWFV3 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODMxMDA3MCBTYWx0ZWRfXwvP6Vo0VYzEi 0O3KEV9TAQp1Ke6ZxkxDXqQQHQYsZKEb/NpzSJmT0FzONgpQCHW449PtyPtSfhkmYzZuckSRrKQ q+7O/yNnE090/5XAMP9sriJriY4sOpwaSpBtokiuZcukkCuRBGVKHbNZVA8nw/17KNnthj7YHvx neaVMRTGQRgVcJH4rcW7XAAQ72GEAMYyNG3jVuXCw4phm/tgx9jE7gxZHrkPCwNq42uRdSqxaDa X03vJBpbsdsE/t1ces4A1uJpyOXCICVbT9YcvfqdSyfGdjfMSSd0Vl2q7MgMRp/5CJLjh3FzRaK uHpHkEZ/8LwK3vWjCng9JE+8IUE7nhNSCKR7zh39xEZX6/d0ps1VguFJ3Fl+jc0sQOL11foqvx3 q0L5PP0ZtbKu3e8ugDXvFwZMffg2UOYYdNasvEuWHos3XG38WPKyZ/OFfW1UhBaaF6yKGz+Mq8d Ncgdh8Bed/YMe3Qrsew== X-Authority-Analysis: v=2.4 cv=Iqsutr/g c=1 sm=1 tr=0 ts=6a9538be cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=qrQA6X-0r1DpH4znwvkA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 X-Proofpoint-GUID: IqWopk28449KqSrWXGpl26CYTBkKWFV3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-08-31_03,2026-08-27_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 spamscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 impostorscore=0 phishscore=0 suspectscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608310070 Add the stream-1 (DP1) and MST-link register definitions together with msm_dp_stream_reg(), a helper that translates stream-0 register offsets into their stream-specific equivalents. Keeping the register definitions and translation helper together ensures that all supported mappings are defined in one place. Signed-off-by: Yongxing Mou --- drivers/gpu/drm/msm/dp/dp_panel.c | 65 +++++++++++++++++++++++++++++++++++++++ drivers/gpu/drm/msm/dp/dp_panel.h | 2 ++ drivers/gpu/drm/msm/dp/dp_reg.h | 56 +++++++++++++++++++++++++++++++++ 3 files changed, 123 insertions(+) diff --git a/drivers/gpu/drm/msm/dp/dp_panel.c b/drivers/gpu/drm/msm/dp/dp_panel.c index 7b5fc5bb16de..504d7542d30a 100644 --- a/drivers/gpu/drm/msm/dp/dp_panel.c +++ b/drivers/gpu/drm/msm/dp/dp_panel.c @@ -29,6 +29,71 @@ struct msm_dp_panel_private { bool panel_on; }; +u32 msm_dp_stream_reg(enum msm_dp_stream_id id, u32 reg) +{ + bool is_s1 = (id == DP_STREAM_1); + + if (id == DP_STREAM_0) + return reg; + + switch (reg) { + case REG_DP_STATE_CTRL: + return is_s1 ? REG_DP_STATE_CTRL : REG_DP_MSTLINK_STATE_CTRL; + case REG_DP_CONFIGURATION_CTRL: + return is_s1 ? REG_DP1_CONFIGURATION_CTRL : REG_DP_MSTLINK_CONFIGURATION_CTRL; + case REG_DP_SOFTWARE_MVID: + return is_s1 ? REG_DP1_SOFTWARE_MVID : REG_DP_MSTLINK_SOFTWARE_MVID; + case REG_DP_SOFTWARE_NVID: + return is_s1 ? REG_DP1_SOFTWARE_NVID : REG_DP_MSTLINK_SOFTWARE_NVID; + case REG_DP_TOTAL_HOR_VER: + return is_s1 ? REG_DP1_TOTAL_HOR_VER : REG_DP_MSTLINK_TOTAL_HOR_VER; + case REG_DP_START_HOR_VER_FROM_SYNC: + return is_s1 ? REG_DP1_START_HOR_VER_FROM_SYNC + : REG_DP_MSTLINK_START_HOR_VER_FROM_SYNC; + case REG_DP_HSYNC_VSYNC_WIDTH_POLARITY: + return is_s1 ? REG_DP1_HSYNC_VSYNC_WIDTH_POLARITY + : REG_DP_MSTLINK_HSYNC_VSYNC_WIDTH_POLARITY; + case REG_DP_ACTIVE_HOR_VER: + return is_s1 ? REG_DP1_ACTIVE_HOR_VER : REG_DP_MSTLINK_ACTIVE_HOR_VER; + case REG_DP_MISC1_MISC0: + return is_s1 ? REG_DP1_MISC1_MISC0 : REG_DP_MSTLINK_MISC1_MISC0; + case REG_DP_DP0_TIMESLOT_1_32: + return is_s1 ? REG_DP_DP1_TIMESLOT_1_32 : REG_DP_MSTLINK_TIMESLOT_1_32; + case REG_DP_DP0_TIMESLOT_33_63: + return is_s1 ? REG_DP_DP1_TIMESLOT_33_63 : REG_DP_MSTLINK_TIMESLOT_33_63; + case REG_DP_DP0_RG: + return is_s1 ? REG_DP_DP1_RG : REG_DP_MSTLINK_DP_RG; + case MMSS_DP_SDP_CFG: + return is_s1 ? MMSS_DP1_SDP_CFG : MMSS_DP_MSTLINK_SDP_CFG; + case MMSS_DP_SDP_CFG2: + return is_s1 ? MMSS_DP1_SDP_CFG2 : MMSS_DP_MSTLINK_SDP_CFG2; + case MMSS_DP_SDP_CFG3: + return is_s1 ? MMSS_DP1_SDP_CFG3 : MMSS_DP_MSTLINK_SDP_CFG3; + case MMSS_DP_GENERIC0_0: + return is_s1 ? MMSS_DP1_GENERIC0_0 : MMSS_DP_MSTLINK_GENERIC0_0; + case MMSS_DP_GENERIC0_1: + return is_s1 ? MMSS_DP1_GENERIC0_1 : MMSS_DP_MSTLINK_GENERIC0_1; + case MMSS_DP_GENERIC0_2: + return is_s1 ? MMSS_DP1_GENERIC0_2 : MMSS_DP_MSTLINK_GENERIC0_2; + case MMSS_DP_GENERIC0_3: + return is_s1 ? MMSS_DP1_GENERIC0_3 : MMSS_DP_MSTLINK_GENERIC0_3; + case MMSS_DP_GENERIC0_4: + return is_s1 ? MMSS_DP1_GENERIC0_4 : MMSS_DP_MSTLINK_GENERIC0_4; + case MMSS_DP_GENERIC0_5: + return is_s1 ? MMSS_DP1_GENERIC0_5 : MMSS_DP_MSTLINK_GENERIC0_5; + case MMSS_DP_GENERIC0_6: + return is_s1 ? MMSS_DP1_GENERIC0_6 : MMSS_DP_MSTLINK_GENERIC0_6; + case MMSS_DP_GENERIC0_7: + return is_s1 ? MMSS_DP1_GENERIC0_7 : MMSS_DP_MSTLINK_GENERIC0_7; + case MMSS_DP_GENERIC0_8: + return is_s1 ? MMSS_DP1_GENERIC0_8 : MMSS_DP_MSTLINK_GENERIC0_8; + case MMSS_DP_GENERIC0_9: + return is_s1 ? MMSS_DP1_GENERIC0_9 : MMSS_DP_MSTLINK_GENERIC0_9; + default: + return reg; + } +} + static inline u32 msm_dp_read_link(struct msm_dp_panel_private *panel, u32 offset) { return readl_relaxed(panel->link_base + offset); diff --git a/drivers/gpu/drm/msm/dp/dp_panel.h b/drivers/gpu/drm/msm/dp/dp_panel.h index 218a09a2fa65..75b23c106a99 100644 --- a/drivers/gpu/drm/msm/dp/dp_panel.h +++ b/drivers/gpu/drm/msm/dp/dp_panel.h @@ -99,6 +99,8 @@ static inline bool is_lane_count_valid(u32 lane_count) lane_count == 4); } +u32 msm_dp_stream_reg(enum msm_dp_stream_id id, u32 reg); + struct msm_dp_panel *msm_dp_panel_get(struct device *dev, struct drm_dp_aux *aux, struct msm_dp_link *link, void __iomem *link_base, diff --git a/drivers/gpu/drm/msm/dp/dp_reg.h b/drivers/gpu/drm/msm/dp/dp_reg.h index dda4b642c81b..265da58e064c 100644 --- a/drivers/gpu/drm/msm/dp/dp_reg.h +++ b/drivers/gpu/drm/msm/dp/dp_reg.h @@ -302,6 +302,35 @@ #define MMSS_DP_VSCEXT_8 (0x000002F0) #define MMSS_DP_VSCEXT_9 (0x000002F4) +/* Stream 1 (DP1) registers, relative to link_base. */ +#define REG_DP1_CONFIGURATION_CTRL (0x00000400) +#define REG_DP_DP0_TIMESLOT_1_32 (0x00000404) +#define REG_DP_DP0_TIMESLOT_33_63 (0x00000408) +#define REG_DP_DP1_TIMESLOT_1_32 (0x0000040C) +#define REG_DP_DP1_TIMESLOT_33_63 (0x00000410) +#define REG_DP1_SOFTWARE_MVID (0x00000414) +#define REG_DP1_SOFTWARE_NVID (0x00000418) +#define REG_DP1_TOTAL_HOR_VER (0x0000041c) +#define REG_DP1_START_HOR_VER_FROM_SYNC (0x00000420) +#define REG_DP1_HSYNC_VSYNC_WIDTH_POLARITY (0x00000424) +#define REG_DP1_ACTIVE_HOR_VER (0x00000428) +#define REG_DP1_MISC1_MISC0 (0x0000042c) +#define MMSS_DP1_GENERIC0_0 (0x00000490) +#define MMSS_DP1_GENERIC0_1 (0x00000494) +#define MMSS_DP1_GENERIC0_2 (0x00000498) +#define MMSS_DP1_GENERIC0_3 (0x0000049c) +#define MMSS_DP1_GENERIC0_4 (0x000004a0) +#define MMSS_DP1_GENERIC0_5 (0x000004a4) +#define MMSS_DP1_GENERIC0_6 (0x000004a8) +#define MMSS_DP1_GENERIC0_7 (0x000004ac) +#define MMSS_DP1_GENERIC0_8 (0x000004b0) +#define MMSS_DP1_GENERIC0_9 (0x000004b4) +#define MMSS_DP1_SDP_CFG (0x000004e0) +#define MMSS_DP1_SDP_CFG2 (0x000004e4) +#define MMSS_DP1_SDP_CFG3 (0x000004e8) +#define REG_DP_DP0_RG (0x000004f8) +#define REG_DP_DP1_RG (0x000004fc) + #define MMSS_DP_BIST_ENABLE (0x00000000) #define DP_BIST_ENABLE_DPBIST_EN (0x00000001) @@ -334,6 +363,33 @@ #define DP_TPG_VIDEO_CONFIG_BPP_8BIT (0x00000001) #define DP_TPG_VIDEO_CONFIG_RGB (0x00000004) +/* Streams 2/3 registers, relative to mst2link_base / mst3link_base. */ +#define REG_DP_MSTLINK_STATE_CTRL (0x00000000) +#define REG_DP_MSTLINK_CONFIGURATION_CTRL (0x00000034) +#define REG_DP_MSTLINK_TIMESLOT_1_32 (0x00000038) +#define REG_DP_MSTLINK_TIMESLOT_33_63 (0x0000003c) +#define REG_DP_MSTLINK_SOFTWARE_MVID (0x00000040) +#define REG_DP_MSTLINK_SOFTWARE_NVID (0x00000044) +#define REG_DP_MSTLINK_TOTAL_HOR_VER (0x00000048) +#define REG_DP_MSTLINK_START_HOR_VER_FROM_SYNC (0x0000004c) +#define REG_DP_MSTLINK_HSYNC_VSYNC_WIDTH_POLARITY (0x00000050) +#define REG_DP_MSTLINK_ACTIVE_HOR_VER (0x00000054) +#define REG_DP_MSTLINK_MISC1_MISC0 (0x00000058) +#define MMSS_DP_MSTLINK_GENERIC0_0 (0x000000bc) +#define MMSS_DP_MSTLINK_GENERIC0_1 (0x000000c0) +#define MMSS_DP_MSTLINK_GENERIC0_2 (0x000000c4) +#define MMSS_DP_MSTLINK_GENERIC0_3 (0x000000c8) +#define MMSS_DP_MSTLINK_GENERIC0_4 (0x000000cc) +#define MMSS_DP_MSTLINK_GENERIC0_5 (0x000000d0) +#define MMSS_DP_MSTLINK_GENERIC0_6 (0x000000d4) +#define MMSS_DP_MSTLINK_GENERIC0_7 (0x000000d8) +#define MMSS_DP_MSTLINK_GENERIC0_8 (0x000000dc) +#define MMSS_DP_MSTLINK_GENERIC0_9 (0x000000e0) +#define MMSS_DP_MSTLINK_SDP_CFG (0x0000010c) +#define MMSS_DP_MSTLINK_SDP_CFG2 (0x00000110) +#define MMSS_DP_MSTLINK_SDP_CFG3 (0x00000114) +#define REG_DP_MSTLINK_DP_RG (0x0000011C) + #define MMSS_DP_ASYNC_FIFO_CONFIG (0x00000088) #define REG_DP_PHY_AUX_INTERRUPT_CLEAR (0x0000004C) -- 2.43.0