From: Jason Gunthorpe <jgg@nvidia.com>
To: Nicolin Chen <nicolinc@nvidia.com>, Will Deacon <will@kernel.org>
Cc: Robin Murphy <robin.murphy@arm.com>,
joro@8bytes.org, Kevin Tian <kevin.tian@intel.com>,
David Woodhouse <dwmw2@infradead.org>,
Lu Baolu <baolu.lu@linux.intel.com>,
linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev,
linux-kernel@vger.kernel.org,
Pranjal Shrivastava <praan@google.com>
Subject: Re: [PATCH v6 0/5] iommufd: Iterate the cache invalidation array in the core
Date: Wed, 9 Sep 2026 13:41:07 -0300 [thread overview]
Message-ID: <20260909164107.GA4147563@nvidia.com> (raw)
In-Reply-To: <cover.1788127877.git.nicolinc@nvidia.com>
On Sun, Aug 30, 2026 at 03:26:37PM -0700, Nicolin Chen wrote:
> The vIOMMU cache_invalidate() and the nested-HWPT cache_invalidate_user()
> ops are each handed the full user invalidation array and must report, via
> array->entry_num, how many of its entries they handled. That makes every
> driver open-code the same array walk, with real downsides:
[..]
> Nicolin Chen (5):
> iommu/arm-smmu-v3-iommufd: Reject unsupported bits in invalidation
> commands
> iommufd: Iterate the cache invalidation array in the core
> iommufd/selftest: Convert cache invalidation mocks to the core array
> loop
> iommu/arm-smmu-v3-iommufd: Convert cache invalidation to the core
> array loop
> iommu/vt-d: Convert nested cache invalidation to the core array loop
>
> include/linux/iommu.h | 6 +-
> include/linux/iommufd.h | 2 +
> include/uapi/linux/iommufd.h | 4 +-
> .../arm/arm-smmu-v3/arm-smmu-v3-iommufd.c | 197 ++++++++++++++----
> drivers/iommu/intel/nested.c | 54 ++---
> drivers/iommu/iommufd/hw_pagetable.c | 25 ++-
> drivers/iommu/iommufd/selftest.c | 147 +++++++------
> 7 files changed, 282 insertions(+), 153 deletions(-)
Will, can I pick this up, or did you want a branch or something?
Thanks,
Jason
next prev parent reply other threads:[~2026-09-09 16:41 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-30 22:26 Nicolin Chen
2026-08-30 22:26 ` [PATCH v6 1/5] iommu/arm-smmu-v3-iommufd: Reject unsupported bits in invalidation commands Nicolin Chen
2026-08-30 22:26 ` [PATCH v6 2/5] iommufd: Iterate the cache invalidation array in the core Nicolin Chen
2026-08-30 22:26 ` [PATCH v6 3/5] iommufd/selftest: Convert cache invalidation mocks to the core array loop Nicolin Chen
2026-08-30 22:26 ` [PATCH v6 4/5] iommu/arm-smmu-v3-iommufd: Convert cache invalidation " Nicolin Chen
2026-08-30 22:26 ` [PATCH v6 5/5] iommu/vt-d: Convert nested " Nicolin Chen
2026-09-09 16:41 ` Jason Gunthorpe [this message]
2026-09-10 13:03 ` [PATCH v6 0/5] iommufd: Iterate the cache invalidation array in the core Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260909164107.GA4147563@nvidia.com \
--to=jgg@nvidia.com \
--cc=baolu.lu@linux.intel.com \
--cc=dwmw2@infradead.org \
--cc=iommu@lists.linux.dev \
--cc=joro@8bytes.org \
--cc=kevin.tian@intel.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nicolinc@nvidia.com \
--cc=praan@google.com \
--cc=robin.murphy@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®