mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: kernel test robot <lkp@intel.com>
To: Alejandro Lucero <alucerop@amd.com>
Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org,
	Dave Jiang <dave.jiang@intel.com>
Subject: drivers/net/ethernet/sfc/efx_cxl.c:77: undefined reference to `devm_cxl_probe_mem'
Date: Sat, 12 Sep 2026 11:16:41 +0800	[thread overview]
Message-ID: <202609121058.6ZNcYDPM-lkp@intel.com> (raw)

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master
head:   08df884136f1c1197bab2a27814404fd329d9aac
commit: 0418860ef2ca8ab4e696ce3913fd76660c881c0e sfc: obtain and map cxl range using devm_cxl_probe_mem
date:   2 months ago
config: arm-randconfig-001-20260912 (https://download.01.org/0day-ci/archive/20260912/202609121058.6ZNcYDPM-lkp@intel.com/config)
compiler: arm-linux-gnueabi-gcc (GCC) 10.5.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260912/202609121058.6ZNcYDPM-lkp@intel.com/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Fixes: 0418860ef2ca ("sfc: obtain and map cxl range using devm_cxl_probe_mem")
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202609121058.6ZNcYDPM-lkp@intel.com/

All errors (new ones prefixed by >>):

   arm-linux-gnueabi-ld: drivers/net/ethernet/sfc/efx_cxl.o: in function `efx_cxl_init':
>> drivers/net/ethernet/sfc/efx_cxl.c:77: undefined reference to `devm_cxl_probe_mem'


vim +77 drivers/net/ethernet/sfc/efx_cxl.c

    16	
    17	int efx_cxl_init(struct efx_probe_data *probe_data)
    18	{
    19		struct efx_nic *efx = &probe_data->efx;
    20		struct pci_dev *pci_dev = efx->pci_dev;
    21		struct range cxl_pio_range;
    22		struct efx_cxl *cxl;
    23		u16 dvsec;
    24		int rc;
    25	
    26		/* Is the device configured with and using CXL? */
    27		if (!pcie_is_cxl(pci_dev))
    28			return 0;
    29	
    30		dvsec = pci_find_dvsec_capability(pci_dev, PCI_VENDOR_ID_CXL,
    31						  PCI_DVSEC_CXL_DEVICE);
    32		if (!dvsec) {
    33			pci_info(pci_dev, "CXL_DVSEC_PCIE_DEVICE capability not found\n");
    34			return 0;
    35		}
    36	
    37		pci_dbg(pci_dev, "CXL_DVSEC_PCIE_DEVICE capability found\n");
    38	
    39		/* Create a cxl_dev_state embedded in the cxl struct using cxl core api
    40		 * specifying no mbox available.
    41		 */
    42		cxl = devm_cxl_dev_state_create(&pci_dev->dev, CXL_DEVTYPE_DEVMEM,
    43						pci_get_dsn(pci_dev), dvsec,
    44						struct efx_cxl, cxlds, false);
    45	
    46		if (!cxl)
    47			return -ENOMEM;
    48	
    49		rc = cxl_pci_setup_regs(pci_dev, CXL_REGLOC_RBI_COMPONENT,
    50					&cxl->cxlds.reg_map);
    51		if (rc) {
    52			pci_err(pci_dev, "No component registers\n");
    53			return rc;
    54		}
    55	
    56		if (!cxl->cxlds.reg_map.component_map.hdm_decoder.valid) {
    57			pci_err(pci_dev, "Expected HDM component register not found\n");
    58			return -ENODEV;
    59		}
    60	
    61		if (!cxl->cxlds.reg_map.component_map.ras.valid) {
    62			pci_err(pci_dev, "Expected RAS component register not found\n");
    63			return -ENODEV;
    64		}
    65	
    66		/* Set media ready explicitly as there are neither mailbox for checking
    67		 * this state nor the CXL register involved, both not mandatory for
    68		 * type2.
    69		 */
    70		cxl->cxlds.media_ready = true;
    71	
    72		if (cxl_set_capacity(&cxl->cxlds, EFX_CTPIO_BUFFER_SIZE)) {
    73			pci_err(pci_dev, "dpa capacity setup failed\n");
    74			return -ENODEV;
    75		}
    76	
  > 77		cxl->cxlmd = devm_cxl_probe_mem(&cxl->cxlds, &cxl_pio_range);
    78		if (IS_ERR(cxl->cxlmd)) {
    79			pci_err(pci_dev, "CXL accel memdev creation failed\n");
    80			return PTR_ERR(cxl->cxlmd);
    81		}
    82	
    83		cxl->ctpio_cxl = ioremap_wc(cxl_pio_range.start,
    84					    range_len(&cxl_pio_range));
    85		if (!cxl->ctpio_cxl) {
    86			pci_err(pci_dev, "CXL ioremap region (%pra) failed\n",
    87				&cxl_pio_range);
    88			return -ENOMEM;
    89		}
    90	
    91		probe_data->cxl = cxl;
    92	
    93		return 0;
    94	}
    95	

--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki

                 reply	other threads:[~2026-09-12  3:17 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=202609121058.6ZNcYDPM-lkp@intel.com \
    --to=lkp@intel.com \
    --cc=alucerop@amd.com \
    --cc=dave.jiang@intel.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=oe-kbuild-all@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®